

Schematic Checking Tool Violations Report User Guide

User Guide

June 2016



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or go to: <http://www.intel.com/design/literature.htm>

Intel, Schematic Checking Tool, and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2016, Intel Corporation. All rights reserved.



Contents

1	Introduction	5
2	Violations Report Interpretation	6
3	Schematic Checking Tool Decoupling Report Interpretation	18

Figures

Figure 1. Temporary File.....	6
Figure 2. Initial Report	6
Figure 3. Extract File	7
Figure 4. Sort by Type.....	7
Figure 5. Report Files	8
Figure 6. Report Tabs.....	8
Figure 7. Instructions Tab	9
Figure 8. Violations Tab	9
Figure 9. Rule Module Applied Column.....	10
Figure 10. Disposition Column	10
Figure 11. Pin or Root Device	11
Figure 12. User Comments Column	11
Figure 13. Violation Type Column	12
Figure 14. Reference Designators Column	15
Figure 15. Required, Actual, and Design Page Columns	15
Figure 16. Design Net Column	16
Figure 17. Rule Pin Name Column	16
Figure 18. Screenshot Link.....	17
Figure 19. Graphic Viewer Example.....	17
Figure 20. Decoupling Report	18
Figure 21. Net Capacitances per Net Tab	19
Figure 22. Decoupling Report Tab	20



Revision History

Document Number	Revision Number	Description	Revision Date
052785	1.0	<ul style="list-style-type: none">• Initial release	May 2015
052785	1.1	<ul style="list-style-type: none">• Updated contact information to Customer Solutions Team	June 2016

§



1 Introduction

Schematic Checking Tool Violations and Decoupling Report Interpretation for customers receiving an Initial Report from the Customer Solutions Team Schematic Review Service Bureau using the Intel Schematic Checking Tool.

This document describes first how to interpret the Violations Report, followed by how to interpret the Decoupling Report.




2 Violations Report Interpretation

The Schematic Checking Tool is an automated tool that compares point to point circuit topologies found in Rule Modules to those found in a design, expressing any differences as Violations. Customer Reference Boards are used as a starting point for Customer Solutions Team engineers to develop rule modules, and then the rules are edited using Platform Design Guides and External Data Specification documents to exclude test hooks or other circuitry that the customer design will most likely not include. Each pin of the device is given rules and tested one at a time as the Root Pin of a Rule.

The Initial Report you receive from CST.Services@intel.com is typically a single compressed file in WinZip format. The best way to review the report is to create a new directory and use WinZip to extract the files:


Make a temporary folder.

Figure 1. Temporary File



Paste the Initial Report Zip file in the temporary folder.


Figure 2. Initial Report






Right Click and select Extract to Here (WinZip needs to be installed on the system)

Figure 3. Extract File



Click on Type to Sort by file Type, descending.


Figure 4. Sort by Type






This makes the reports easy to find.


Figure 5. Report Files



Open Initial Report.xlsx, see tabs shown.


Figure 6. Report Tabs






Please read instructions sheet for first time reviews.


Figure 7. Instructions Tab



Violations tab has most of the information.


Figure 8. Violations Tab





Column A shows the name of the Rule / Violation module for reference.


Figure 9. Rule Module Applied Column



	A	Disposition
1	Rule Module	Disposition
2	CPU0_DDR4_Misc_Rev0p5	UNDECIDED
3	CPU0_DDR4_Misc_Rev0p5	UNDECIDED
4	CPU0_MISC_Rev0p5	UNDECIDED
5	CPU0_MISC_Rev0p5	UNDECIDED
6	CPU0_MISC_Rev0p5	UNDECIDED
7	CPU0_MISC_Rev0p5	UNDECIDED
8	CPU0_MISC_Rev0p5	UNDECIDED
9	CPU0_MISC_Rev0p5	UNDECIDED
10	CPU0_MISC_Rev0p5	UNDECIDED
11	CPU0_MISC_Rev0p5	UNDECIDED
12	CPU0_MISC_Rev0p5	UNDECIDED
13	CPU0_MISC_Rev0p5	UNDECIDED
14	CPU0_MISC_Rev0p5	UNDECIDED
15	CPU0_POWER_Rev0p5	UNDECIDED


Column B shows Disposition given by the review engineer. Need To Fix shows as red, Undecided shows as Orange, Info Only as Yellow.

Figure 10. Disposition Column



	B
	Disposition
0p5	UNDECIDED
0p5	UNDECIDED
5	UNDECIDED
5	UNDECIDED

Need To Fix is given to violations of the PDG requirement that appear to be a Board Spin, that is, the signal will not function properly without changing more than just component values in the material list. It would require changing the layout of the board if not implemented before taping out.



Undecided is given to violations that may be user definable, or vary from the Intel Platform Design Guidelines requirements such that the user may need to verify their intended functionality. This is also given to any violation where the reviewer is not sure, because we would rather call out a false violation than to not include something that may prove to be important.

Info Only is given to violations that are component values that vary from the PDG requirements. It is not unusual for Pull Ups and Pull downs to use incorrect values that may work perfectly well in the circuit, so these are shown as the lowest priority.

Waived violations do not appear in the Violations tab, these are only included in the Violations – Unfiltered tab. We recommend you check here to ensure we did not waive something that may be important.

Column C is entitled Rule On, this is the Pin Name of the Root Device to which the rule is being applied. In this example, CPU0 pin MEM_HOT_C_N01 is a violation disposed as Undecided.

Figure 11. Pin or Root Device

Please verify customer's implementation of this pin.	
B	C
Disposition	Rule On
UNDECIDED	CPU0 - MEM_HOT_C_N01
UNDECIDED	CPU0 - MEM_HOT_C_N23
UNDECIDED	CPU0 - FIVR_FAULT

Column D is entitled User Comment, these are comments from the reviewer, or the default comments generated by the report generation automation, as in this case being "Please verify customer's implementation" for a violation disposed as Undecided.

Figure 12. User Comments Column

Please verify customer's implementation of	
D	
User Comment	
Please verify customer's implementation.	
Please verify customer's implementation.	
Please verify customer's implementation.	
Please verify customer's implementation.	



Column E is entitled Violation Type. These are comments generated by the Schematic Checking Tool. If the reviewer does not type in user comments manually, there are default comments added by the report generation automation. Here are the possible violations and notes about each:

Figure 13. Violation Type Column

	E
	Violation Type
	EXTRA DESIGN PATH ON [U52] PIN [3]
	Unable to process Pin. VCCIN_SENSE,BN1
	Unable to process Pin. VSS_VCCIN_SENSE,BP2
	CHECK PIN MANUALLY
	CHECK PIN MANUALLY
	Unable to process Pin. DDR01_VREF,BY16
	Unable to process Pin. DDR23_VREF,T40

Violation: "WRONG PIN"

Default automated user comment: "Pin number does not match expected pin number."

Note: This indicates that the pin number of the end point device pin in a path does not match the pin number in the rule. This is frequently a false violation that gets a "WAIVE" disposition when the reviewer recognizes that it is an equivalent pin type on a known device, such as one of several equivalent 100MHz clock buffer output pins.

Violation: "WRONG VALUE"

Default automated user comment: "INFO ONLY"

Note: This is for resistor, capacitor, and inductor values in Ohms, Micro-Farads, and Micro-Henrys.

Violation: "WRONG TOLERANCE"

Default automated user comment: "Please verify customer's implementation."

Note: This is for resistor, capacitor, and inductor value tolerances in Percent (%).

Violation: "EXTRA COMPONENT..."



Default automated user comment: "Please verify customer's implementation."

Note: This indicates that there were additional components not required by the rule, manual review is needed to determine if they are detrimental to the design.

Violation: "DUPLICATE PULLUP..." No Severity value, no Screen Shot for Generic

Default automated user comment: "Parallel components."

Note: This indicates that two or more components were connected in parallel as pull ups or pull downs on the same signal line.

Violation: "EXTRA DESIGN PATH..."

Default automated user comment: "Additional circuitry, please verify customer's implementation."

Note: This indicates that there is an extra end point device pin not required in the rule. Series components leading to extra design paths are not checked.

Violation: "CHECK PIN MANUALLY"

Default automated user comment: "Please verify customer's implementation."

Note: This is a rule type which unconditionally forces a violation, typically for circuits such as GPIO that have customized functionality not covered by PDG rules.

Violation: "NO CONNECT Violation"

Default automated user comment: "Unexpected connection."

Note: This indicates that a pin such as a Reserved pin which the PDG requires to be floating has been found to have circuitry attached.

Violation: "WRONG POPULATED PROP"

Default automated user comment: "Component load option not correct."

Note: This indicates that the Stuff or No Stuff property is either unreadable, or is the incorrect value.

Violation: "NO MATCHING PATH ENDING..."

Default automated user comment: "Required connection not present."



Note: This indicates that a required end point device pin in the rule was not found, meaning that either the circuit had fewer end points than required, or there is an issue with the part number identification of the end point device not matching the part number identification of the end point device in the rule.

Violation: "MISSING COMPONENT IN DESIGN..."

Default automated user comment: "Required component not present."

Note: This indicates that a required end point making a path that matches the rule is missing a required series component.

Violation: "Unable to process Pin..."

Default automated user comment: "Untested topology, please check manually."

Note: This indicates that the software encountered parallel paths and got caught in an endless loop, meaning that the topology algorithm was aborted with an error and there was no Design View produced for this circuit. The circuit must be reviewed manually using the PDF schematic.

Violation: "VOLTAGE TYPE CHECK ON..."

Default automated user comment: "Please verify proper Standby or Core voltage supply."

Note: This indicates that either the voltage is not the correct type, as in Standby or Core voltage type.

Violation: "DEVICE TYPES MISMATCH..."

Default automated user comment: "Please verify component equivalence to required component."

Note: This indicates that a path ending in a device pin matches a rule, except for the device type identification of the device.

Violation: "VOLTAGE VALUE CHECK ON..."

Default automated user comment: "Please verify proper voltage being applied."

Note: This indicates that the numeric voltage value found on the voltage net does not match the rule.



Column F is entitled "Design RefDes" to show the Reference Designator of the root device pin in the rule.

Figure 14. Reference Designators Column

	F
1	Design RefD
14	U2000
15	U25
16	U25

Columns G, H and I are entitled "Required", "Actual", and "Design Page", respectively. Required and Actual are used only for Value and Tolerance violations to show what was required and what was found in the design. Actual value of Zero or Null may indicate that the properties in the design were not readable by the Schematic Checking Tool. Design Page indicates the PDF schematic page number upon which the root device pin in the rule may be found.

Figure 15. Required, Actual, and Design Page Columns

	G	H	I
	Required	Actual	Design Pag
			30
			30
			31
			30



Figure 16. Design Net Column

Column K is entitled "Rule Pin Name" to show the pin name if it would otherwise not appear in the Rule View of the Graphics Violation Viewer, as is the case with Check Pin Manually, No Connect, and Unable To Process Pin violations.

	K
	Rule Pin Name
R_DP	
TL_R	
TL_R	
N	
P	VCCIN_SENSE
N	VSS_VCCIN_SENSE

Column L is entitled Viewer Screenshot, which is a hyperlink to a Graphics Violation Viewer screen capture file in the Violations directory. There is no screen shot for Generic rules such as Duplicate Pull Up / Pull Down. Clicking on the hyperlink will open your default Jpeg viewer, most likely Internet Explorer:

Figure 18. Screenshot Link

L

Viewer Screenshot

[CPU1 POWER Rev0p5 CPU1 - VCCIN SENSE.jpeg](#)

[CPU1 POWER Rev0p5 CPU1 - VSS VCCIN SENSE.jpeg](#)


[PCH CLK Rev0p5 PCH - CLKOUTFLEX0 GPIO64.jpeg](#)


[PCH CLK Rev0p5 PCH - CLKOUTFLEX3 GPIO67.jpeg](#)

[PCH CLK Rev0p5 PCH - CLKIN SATAP.jpeg](#)

[PCH CLK Rev0p5 PCH - CLKIN SATAYR.jpeg](#)

Figure 19. Graphic Viewer Example






3 Schematic Checking Tool Decoupling Report Interpretation


The Schematic Checking Tool identifies component types, and differentiates between Voltage and Ground nets. This capability enables the production of a Decoupling Report, which is a summary of all the capacitors connected between a Voltage Net and Ground.

In the same directory where the Initial Report was found, there is a Decoupling Report. Please open it using Microsoft Excel 2010 or later:

Figure 20. Decoupling Report



This report contains three tabs. The Non Readable Caps tab is populated with reference designators of capacitors that the Schematic Checking Tool was not able to determine the Value in Micro-Farads. This is normally an empty worksheet.



The Net Capacitance Per Net tab shows the subtotals of each capacitor Value, and the total capacitance for the net in microfarads. In designs with one single Ground net, the total shown is the total decoupling capacitance in the design (reporting by net means that Ground is a duplication of reporting elsewhere by other Voltage nets).

Figure 21. Net Capacitances per Net Tab

A1		NetName
A	B	C
NetName	Total-Capacitance(Series Addition)	Aggregate Capacitance (by value)/Net
		9 caps of 0.001000uf = 0.009000uf 10 caps of 0.010000uf = 0.100000uf 167 caps of 0.100000uf = 16.700000uf 24 caps of 0.220000uf = 5.280000uf 62 caps of 1.000000uf = 62.000000uf 6 caps of 4.700000uf = 28.199999uf 103 caps of 10.000000uf = 1030.000000uf 166 caps of 22.000000uf = 3652.000000uf 10 caps of 100.000000uf = 1000.000000uf 1 caps of 270.000000uf = 270.000000uf 21 caps of 470.000000uf = 9870.000000uf 1 caps of 680.000000uf = 680.000000uf 4 caps of 820.000000uf = 3280.000000uf 5 caps of 1500.000000uf = 7500.000000uf
2 GND	27394.289	
3 LDO3V3_LAN	4.7	1 caps of 4.700000uf = 4.700000uf
4 LDO3V3_PCH	4.7	1 caps of 4.700000uf = 4.700000uf
5 P0V67_TVL_P1V0_PVL_AUX	864	2 caps of 22.000000uf = 44.000000uf 1 caps of 820.000000uf = 820.000000uf
		4 caps of 0.100000uf = 0.400000uf

Ready

Non_Readable_Caps

Net-Capacitances-PerNet

Decoupling Report

100%

The advantage of this format is that it lets the reviewer see opportunities to reduce cost in their design by reducing the number of capacitor part numbers, and increasing the quantity of standardized capacitor values.



The Decoupling Report tab shows the list of Reference Designators sorted by Net Name. This enables the reviewer to see the component description, and check that the capacitor types match what is needed for each Voltage net. This also enables the reviewer to quickly identify which reference designators to find in the design, in the event that they want to make changes.

Figure 22. Decoupling Report Tab

RefDes	Device Type	Net1 Name	Net2 Name	Value
C44	CAP_0402LF-0.1uF,16V,10%,X7R,AA~0.1uF	P12V_FAN_S3S4	GND	0.1
C45	CAP_0402LF-0.1uF,16V,10%,X7R,AA~0.1uF	P12V_FAN_S1S2	GND	0.1
C46	CAP_0402LF-0.1uF,16V,10%,X7R,AA~0.1uF	P12V_FAN_S5S6	GND	0.1
C47	CAP_0402LF-0.1uF,16V,10%,X7R,AA~0.1uF	P12V_FAN_S5S6	GND	0.1
C48	CAP_0402LF-0.1uF,16V,10%,X7R,AA~0.1uF	P12V_FAN_S3S4	GND	0.1
C55	CAP_1206LF-10uF,16V,10%,X7R,64A~10uF	P12V_FAN_S3S4	GND	10
C56	CAP_1206LF-10uF,16V,10%,X7R,64A~10uF	P12V_FAN_S5S6	GND	10
C58	CAP_1206LF-10uF,16V,10%,X7R,64A~10uF	P12V_FAN_S5S6	GND	10
C59	CAP_1206LF-10uF,16V,10%,X7R,64A~10uF	P12V_FAN_S3S4	GND	10
C60	CAP_1206LF-10uF,16V,10%,X7R,64A~10uF	P12V	GND	10
C61	CAP_1206LF-10uF,16V,10%,X7R,64A~10uF	P12V	GND	10
C62	CAP_0402LF-0.1uF,16V,10%,X7R,AA~0.1uF	P12V	GND	0.1

If there are any additional questions please contact CST.Services@intel.com.