600 Series Chipset Family Platform Controller Hub
Datasheet, Volume 1 of 2
PCI Express* Port Support Feature Details
- The PCH PCIe* Link Configuration support will vary depending on the PCH SKU. Refer to the PCH SKU details in Introduction
- North PGS = North Flex HSIO PCH Section Covering PCIe/GbE/SATA
- South PD = South Flex HSIO PCH Section Covering PCIe/DMI
- RP# refers to a specific PCH PCI Express* Root Port #; for example RP3 = PCH PCI Express* Root Port 3
- A PCIe* Lane is composed of a single pair of Transmit (TX) and Receive (RX) differential pairs, for a total of four data wires per PCIe* Lane (such as, PCIE[3]_TXP/ PCIE[3]_TXN and PCIE[3]_RXP/ PCIE[3]_RXN make up PCIe Lane 3). A connection between two PCIe* devices is known as a PCIe* Link, and is built up from a collection of one or more PCIe* Lanes which make up the width of the link (such as bundling 2 PCIe* Lanes together would make a x2 PCIe* Link). A PCIe* Link is addressed by the lowest number PCIe* Lane it connects to and is known as the PCIe* Root Port (such as a x2 PCIe* Link connected to PCIe* Lanes 3 and 4 would be called x2 PCIe* Root Port 3).
- The PCIe* Lanes can be configured independently from one another but the max number of configured Root Ports (Devices) must not be exceeded
- Unidentified lanes within a PCIe* Link Configuration are disabled but their physical lanes are used for the identified Root Port
- Lane Reversal Supported Motherboard PCIe* Configurations = 1x4 and 2x2