Enabling the Timers

Legal Disclaimer
Revision History
Introduction
Technologies
Power Management
Thermal Management
Memory
- System Memory Interface
- Power Management
Graphics
- Processor Graphics
Display
Imaging
- DPHY and CSI Controller Support
  - Camera Connectivity Combinations
  - Signal Description
- Image Processing Capabilities
Pin Strap
General Purpose Input and Output (GPIO)
- Signal Description
- Functional Description
PCH Electrical Specification
CPU Electrical Specifications
- DC Specifications
Global Device IDs
CPU And Device IDs
Audio, Voice, and Speech
Connectivity Integrated (CNVi)
PCI Express* (PCIe*)
Universal Serial Bus (USB)
Serial ATA (SATA)
Flexible I/O
- Flexible I/O Lane Selection
Storage
Serial Peripheral Interface (SPI)
Intel® Serial I/O Generic SPI (GSPI) Controllers
Enhanced Serial Peripheral Interface (eSPI)
Real Time Clock (RTC)
- Signal Description
- I/O Signal Planes and States
8254 Timers
- Timer Programming
- Reading from the Interval Timer
High Precision Event Timer (HPET)
Intel® LPSS Inter-Integrated Circuit (I2C) Controllers
Host System Management Bus (SMBus) Controller
System Management Interface and SMLink
- Signal Description
- I/O Signal Planes and States
System Management
- Theory of Operation
  - TCO Modes
Intel® Serial I/O Universal Asynchronous Receiver/Transmitter (UART) Controllers
Testability
- Intel® Trace Hub (Intel® TH)
  - Platform Setup
- Direct Connect Interface (DCI)
SoC Pin Location

The BIOS or operating system PnP code should route the interrupts. This includes the Legacy Rout bit, Interrupt Rout bit (for each timer), and interrupt type (to select the edge or level type for each timer).

The Device Driver code should do the following for an available timer:

Set the Overall Enable bit (Offset 10h, bit 0).
Set the timer type field (selects one-shot or periodic).
Set the interrupt enable.
Set the comparator value.

Interrupt Levels

Periodic Versus Non-Periodic Modes Interrupt Levels