12th Generation Intel® Core™ Processors

Datasheet, Volume 1 of 2

ID Date Version Classification
655258 05/25/2022 Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

VDD2 DC Specifications

Memory Controller (VDD2) Supply DC Voltage and Current Specifications 

Symbol

Parameter

Segment

Minimum

Typical

Maximum

Unit

Note1

VDD2(LPDDR4x)

Processor I/O supply voltage for LPDDR4x

All

Typ-5%

1.115

Typ+5%

V

3,4,5

VDD2 (LPDDR5)

Processor I/O supply voltage for LPDDR5

All

Typ-5%

1.065

Typ+5%

V

3,4,5

VDD2 (DDR4)

Processor I/O supply voltage for DDR4

All

Typ-5%

1.2

Typ+5%

V

3,4,5

VDD2 (DDR5)

Processor I/O supply voltage for DDR5

All

Typ-4.5%

1.116

Typ+4.5%

V

3,4,5

TOBVDD2

VDD2 Tolerance

All

VDD2 MIN <AC+DC< VDD2 MAX

V

3,4

IccMAX_​VDD2 (LPDDR4x)

Maximum Current for VDD2 Rail (LPDDR4x/LPDDR5)

P/U (15W)-Processor Line

2.6

A

2

IccMAX_​VDD2 (LPDDR5)

Maximum Current for VDD2 Rail (DDR4/DDR5)

P/U (15W)-Processor Line

2.6

IccMAX_​VDD2 (LPDDR4x)

Maximum Current for VDD2 Rail (LPDDR4x/LPDDR5)

H-Processor Line

2.6

A

2

IccMAX_​VDD2 (LPDDR5)

Maximum Current for VDD2 Rail (DDR4/DDR5)

H-Processor Line

2.6

IccMAX_​VDD2 (LPDDR4x)

Maximum Current for VDD2 Rail (LPDDR4x)

U-Processor Line (9W)

2.6

A

2

IccMAX_​VDD2 (LPDDR5)

Maximum Current for VDD2 Rail (LPDDR5)

U-Processor Line (9W)

2.06

IccMAX_​VDD2 (DDR4)

Maximum Current for VDD2 Rail (DDR4)

S-Processor Line

2.6

A

2

IccMAX_​VDD2 (DDR5)

Maximum Current for VDD2 Rail (DDR5)

S-Processor Line

2.6

Notes:
  1. All specifications in this table are based on estimates and simulations or empirical data. These specifications will be updated with characterized data from silicon measurements at a later date.
  2. The current supplied to the DIMM modules is not included in this specification.
  3. Includes DC errormeasured on package pins.
  4. No requirement on the breakdown of DC noise.
  5. The voltage specification requirements are measured on package pins as near as possible to the processor with an oscilloscope set to 100 MHz bandwidth, 1.5 pF maximum probe capacitance, and 1 MΩ minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled into the oscilloscope probe.