Intel® Serial I/O Inter-Integrated Circuit (I2C) Controllers

Legal Disclaimer
Revision History
Introduction and SKU Definition
PCH Controller Device IDs
- Device and Revision ID Table
Memory Mapping
- Functional Description
- Memory Map
  - Boot Block Update Scheme
System Management
- Theory of Operation
  - Handling an Intruder
  - TCO Modes
High Precision Event Timer (HPET)
- Features Supported
PCH Thermal Sensor
Power Delivery
- Power and Ground Signals
- FIVR
Pin Straps
Electrical and Thermal Characteristics
8254 Timers
- Timer Programming
- Reading from the Interval Timer
Audio Voice and Speech
Controller Link
Processor Sideband Signals
Digital Display Signals
Enhanced Serial Peripheral Interface eSPI
General Purpose Input and Output
- Signal Description
- Functional Description
Intel® Serial I/O Inter-Integrated Circuit (I2C) Controllers
Gigabit Ethernet Controller
Integrated Sensor Hub (ISH)
PCH and System Clocks
PCI Express* (PCIe*)
Power Management
Real Time Clock (RTC)
- Signal Description
- I/O Signal Planes and States
Serial ATA (SATA)
System Management Interface and SMLink
Host System Management Bus (SMBus) Controller
Serial Peripheral Interface (SPI)
Touch Host Controller (THC)
Intel® Serial IO Generic SPI (GSPI) Controllers
Testability
Intel® Serial I/O Universal Asynchronous Receiver/Transmitter (UART) Controllers
Universal Serial Bus (USB)
Connectivity Integrated (CNVi)
GPIO Serial Expander
Private Configuration Space Target Port ID
Miscellaneous Signals

The PCH implements six I²C controllers for six independent I²C interfaces, I2C0-I2C5. Each interface is a two-wire serial interface consisting of a serial data line (SDA) and a serial clock (SCL).

I2C4 and I2C5 only implement the I²C host controllers and do not incorporate a DMA controller. Therefore, I2C4 and I2C5 are restricted to operate in PIO mode only.

The I²C interfaces support the following features:

Speed: standard mode (up to 100 Kb/s), fast mode (up to 400 Kb/s), fast mode plus (up to 1 MB/s) and High speed mode (up to 3.4 Mb/s).

1.8 V or 3.3 V support (depending on the voltage supplied to the I²C signal group)

Master I²C operation only

7-bit or 10-bit addressing

7-bit or 10-bit combined format transfers

Bulk transmit mode

Ignoring CBUS addresses (an older ancestor of I²C used to share the I²C bus)

Interrupt or polled-mode operation

Bit and byte waiting at all bus speed

Component parameters for configurable software driver support

Programmable SDA hold time (tHD; DAT)

DMA support with 64-byte DMA FIFO per channel (up to 32-byte burst)

64-byte Tx FIFO and 64-byte Rx FIFO

SW controlled serial data line (SDA) and serial clock (SCL)

Notes:

The controllers must only be programmed to operate in master mode only. I²C slave mode is not supported.

I²C multi masters is not supported.

Simultaneous configuration of Fast Mode and Fast Mode Plus/High speed mode is not supported.

I²C General Call is not supported.

Acronyms

Acronyms	Description
I²C	Inter-Integrated Circuit
PIO	Programmed Input/Output
SCL	Serial Clock Line
SDA	Serial Data Line

References

Specification	Location
The I²C Bus Specification, Version 5	www.nxp.com/documents/user_manual/UM10204.pdf

Signal Description

Native Function and TERM Bit Setting Signal Description