Intel® Pentium® Silver and Intel® Celeron® Processors Datasheet, Volume 1

Datasheet

ID Date Version Classification
633935 17/06/2021 00:00:00 Public Content

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
DSP

I/O Signal Planes and States

Signal Name

Power Plane

During Reset1

Immediately after Reset1

S3/S4/S5

Deep Sx

UART[2:0]_​RXD

Primary

Undriven

Undriven

Undriven

OFF

UART[2:0]_​TXD

Primary

Undriven

Undriven

Undriven

OFF

UART[2:0]_​RTS_​N

Primary

Undriven

Undriven

Undriven

OFF

UART[2:0]_​CTS_​N

Primary

Undriven

Undriven

Undriven

OFF

Notes:
  1. Reset reference for primary well pins is PMC_​RSMRST_​N.