Intel® Pentium® Silver and Intel® Celeron® Processors Datasheet, Volume 1

Datasheet

ID Date Version Classification
633935 17/06/2021 00:00:00 Public Content

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
DSP

PECI Over eSPI

When PECI Over eSPI is enabled, the eSPI device (i.e. EC) can access the processor PECI interface via eSPI controller.

The PECI bus may be connected to the PCH via the eSPI interface. The operation over eSPI is selected via a soft strap.

PECI over eSPI is not supported in Sx state. The connected eSPI device is not allowed to send the PECI command to eSPI in Sx states. More specifically, the device can only send PECI requests after Virtual Wire PLT_​RST# de-assertion.

In S0ix, upon receiving a PECI command, the PMC will wake up the CPU from Cx and respond back once the data is available from CP