DAP USB 2.0 Port <N> Control 1 (DAP_USB2_PORT_CONTROL_1_REG_0_MMIO) – Offset 89c8 - 001 - ID:834576 | Intel® 800 Series Chipset Family Platform Controller Hub (PCH), Volume 2

Introduction
CNVi WiFi* PCI Configuration
eSPI PCI Configuration
eSPI PCR
GPIO Commumity 0
GPIO Commumity 1
GPIO Commumity 2
GPIO Commumity 3
GPIO Commumity 4
GPIO Commumity 5
GSPI Additional MMIO
GSPI DMA
GSPI MMIO
GSPI PCI Configuration
I2C Additional MMIO
I2C DMA
I2C MMIO
I3C / I2C / UART / GSPI PCR
I3C Additional MMIO
I3C DMA
I3C MMIO
I3C PCI Configuration
IDE-Redirect (IDE-R) PCI Configuration
Integrated GbE PCI Configuration
Integrated Sensor Hub (ISH) MMIO
Integrated Sensor Hub (ISH) PCI Configuration
Intel(R) Management Engine Interface (MEI) MMIO
Intel(R) Management Engine Interface (MEI) PCI Configuration
Intel® High Definition Audio MMIO
Intel® High Definition Audio PCI Configuration
Intergrated GbE MMIO
Keyboard and Text (KT) PCI Configuration
P2SB PCI Configuration
PCIe* PCI Configuration
PMC I/O Based
PMC MMIO
PMC PCI Configuration
PMC SSRAM PCI Configuration
RTC Index
RTC PCR
SATA ABAR
SATA AIDPBA
- AHCI Index Register (INDEX)
- AHCI Data Register (DATA)
SATA Initialization (SIR) Index
SATA MXPBA
- MSI-X Pending Bit Array QW 0 (MXPQW0_DW0)
- MSI-X Pending Bit Array QW 1 (MXPQW0_DW1)
SATA MXTBA
SATA PCI Configuration
SATA Port 0 ABAR
SATA Port 1 ABAR
SATA Port 2 ABAR
SATA Port 3 ABAR
SATA Port 4 ABAR
SATA Port 5 ABAR
SATA Port 6 ABAR
SATA Port 7 ABAR
SMBus MMIO and I/O
SMBus PCI Configuration
SMBus PCR
SMBus TCO I/O
SPI MMIO
SPI PCI Configuration
THC MMIO Common
- Device Idle Control Register (THC_M_CMN_DEVIDLECTRL)
- THC LTR Control Register (THC_M_CMN_LTR_CTRL)
THC MMIO Port
THC PCI Configuration
UART Additional MMIO
UART DMA
UART MMIO
UART PCI Configuration
USB MMIO
USB PCI Configuration
xDCI MMIO Device
xDCI MMIO Global
xDCI PCI Configuration

DAP USB 2.0 Port <N> Control 1 (DAP_USB2_PORT_CONTROL_1_REG_0_MMIO) – Offset 89c8

Control and status registers for all DRD USB2 links.
All bits in this register must be in the Always ON Power domain (un-gated SUS or AON as appropriate).
The register applies to individual port. The offset of each port is 0x89C8 + N*0x10.
For example:
Port 0 offset: 0x89C8
Port 1 offset: 0x89D8
Port 3 offset: 0x89E8
...

Bit Range	Default	Access	Field Name and Description
31:11	0h	RO	Reserved
10:8	1h	RO	Connector Type (CONNECTOR_TYPE) Specifies type of connector associated with this port. 000: Type C (default) 010: Type A. Others: reserved. Default of this field maybe over-written by soft-strap. SW may program this field to make HW operate in response to the programmed connector type that can be different from the actual physical connector type.
7:2	0h	RO	Reserved
1	0h	RW	HW VBus Enable (HW_VBUS_ENABLE) This field applies to Port 0 (0-based) only. HW default value is parameterized. HW loads this field upon availability of switch mode soft-strap. SW may program this field. If set to 1, HW VBus IO pin is used to directly control VBus indication to xDCI. If cleared to 0, SW VBus field is used to directly control VBus indication to xDCI. Any other port behaves as if this field were 0.
0	0h	RW	HW ID Enable (HW_ID_ENABLE) This field applies to Port 0 (0-based) only. HW default value is parameterized. HW loads this field upon availability of switch mode soft-strap. SW may program this field. If set to 1, HW ID IO pin is used to directly control switch. If cleared to 0, connector event field is used to directly control switch. Please note Express Card USB2 port behaves like Type A USB2 port. Any other port behaves as if this field were 0.

DAP USB 2.0 Port <N> Status (DAP_USB2_PORT_STATUS_REG_0_MMIO)

DAP USB 2.0 Port <N> Control 0 (DAP_USB2_PORT_CONTROL_0_REG_0_MMIO) DAP USB 2.0 Port <N> Status (DAP_USB2_PORT_STATUS_REG_0_MMIO)