Physical Layer 16.0 GT/s Lane 45 Equalization Control Register (PL16L45EC) – Offset ac0 - 001 - ID:834576 | Intel® 800 Series Chipset Family Platform Controller Hub (PCH), Volume 2

Introduction
CNVi WiFi* PCI Configuration
eSPI PCI Configuration
eSPI PCR
GPIO Commumity 0
GPIO Commumity 1
GPIO Commumity 2
GPIO Commumity 3
GPIO Commumity 4
GPIO Commumity 5
GSPI Additional MMIO
GSPI DMA
GSPI MMIO
GSPI PCI Configuration
I2C Additional MMIO
I2C DMA
I2C MMIO
I3C / I2C / UART / GSPI PCR
I3C Additional MMIO
I3C DMA
I3C MMIO
I3C PCI Configuration
IDE-Redirect (IDE-R) PCI Configuration
Integrated GbE PCI Configuration
Integrated Sensor Hub (ISH) MMIO
Integrated Sensor Hub (ISH) PCI Configuration
Intel(R) Management Engine Interface (MEI) MMIO
Intel(R) Management Engine Interface (MEI) PCI Configuration
Intel® High Definition Audio MMIO
Intel® High Definition Audio PCI Configuration
Intergrated GbE MMIO
Keyboard and Text (KT) PCI Configuration
P2SB PCI Configuration
PCIe* PCI Configuration
PMC I/O Based
PMC MMIO
PMC PCI Configuration
PMC SSRAM PCI Configuration
RTC Index
RTC PCR
SATA ABAR
SATA AIDPBA
- AHCI Index Register (INDEX)
- AHCI Data Register (DATA)
SATA Initialization (SIR) Index
SATA MXPBA
- MSI-X Pending Bit Array QW 0 (MXPQW0_DW0)
- MSI-X Pending Bit Array QW 1 (MXPQW0_DW1)
SATA MXTBA
SATA PCI Configuration
SATA Port 0 ABAR
SATA Port 1 ABAR
SATA Port 2 ABAR
SATA Port 3 ABAR
SATA Port 4 ABAR
SATA Port 5 ABAR
SATA Port 6 ABAR
SATA Port 7 ABAR
SMBus MMIO and I/O
SMBus PCI Configuration
SMBus PCR
SMBus TCO I/O
SPI MMIO
SPI PCI Configuration
THC MMIO Common
- Device Idle Control Register (THC_M_CMN_DEVIDLECTRL)
- THC LTR Control Register (THC_M_CMN_LTR_CTRL)
THC MMIO Port
THC PCI Configuration
UART Additional MMIO
UART DMA
UART MMIO
UART PCI Configuration
USB MMIO
USB PCI Configuration
xDCI MMIO Device
xDCI MMIO Global
xDCI PCI Configuration

Physical Layer 16.0 GT/s Lane 45 Equalization Control Register (PL16L45EC) – Offset ac0

This is the Physical Layer 16.0 GT/s Lane 45 Equalization Control Register registers. Refer description for each individual field below for more details of the register functionality.

Bit Range	Default	Access	Field Name and Description
15:12	0h	RO	Upstream Port 16 GT/s Port Lane 5 Transmitter Preset (UP16L5TP) Field contains the Transmit Preset value sent or received during Port 16 GT/s Link Equalization. \| \| Port Direction \| Crosslink Supported \| Usage \| A \| Downstream Port \| Any \| Contains value sent on the associated Lane during Link EQ. Register Attribute: Static.
11:8	0h	RO	Downstream Port 16 GT/s Lane 5 Transmitter Preset (DP16L5TP) Transmitter Preset used for 16 GT/s equalization by this Port when the Port is operating as a Downstream Port. This field is ignored when the Port is operating as an Upstream Port. Register Attribute: Static.
7:4	0h	RO	Upstream Port 16 GT/s Port Lane 4 Transmitter Preset (UP16L4TP) Field contains the Transmit Preset value sent or received during Port 16 GT/s Link Equalization. \| \| Port Direction \| Crosslink Supported \| Usage \| A \| Downstream Port \| Any \| Contains value sent on the associated Lane during Link EQ. Register Attribute: Static.
3:0	0h	RO	Downstream Port 16 GT/s Lane 4 Transmitter Preset (DP16L4TP) Transmitter Preset used for 16 GT/s equalization by this Port when the Port is operating as a Downstream Port. This field is ignored when the Port is operating as an Upstream Port. Register Attribute: Static.

Physical Layer 16.0 GT/s Lane 67 Equalization Control Register (PL16L67EC)

Physical Layer 16.0 GT/s Lane 23 Equalization Control Register (PL16L23EC) Physical Layer 16.0 GT/s Lane 67 Equalization Control Register (PL16L67EC)