



# Intel® Core™ Ultra Processor

## Specification Update

---

*Rev. 014*  
*May 2025*

You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration. No computer system can be absolutely secure. Check with your system manufacturer or retailer or learn more at [intel.com](https://www.intel.com).

Intel technologies may require enabled hardware, specific software, or services activation. Check with your system manufacturer or retailer.

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

Altering clock frequency, voltage, or memory interface speeds may void any product warranties and reduce stability, security, performance, and life of the processor and other components. Intel has not validated processor running memory above Plan-Of-Record (POR) speed. DRAM/DIMM devices should support desired speed, check with DRAM/DIMM vendors for details. System manufacturers are responsible for all validation and assume the risk of any stability, security, performance, or other functional issues resulting from such alterations.

All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest Intel product specifications and roadmaps

Copies of documents which have an order number and are referenced in this document may be obtained by calling 1-800-548-4725 or visit [www.intel.com/design/literature.htm](https://www.intel.com/design/literature.htm).

Intel, Intel® Core™, and the Intel logo are trademarks of Intel Corporation in the U.S. and/or other countries.

\*Other names and brands may be claimed as the property of others.

© 2023-2025 Intel Corporation. All rights reserved.

# Contents

---

- 1. Revision History 4
- 2. Preface 5
- 3. Identification Information 7
- 4. Summary Tables of Changes 9
- 5. Errata Details 17
- 6. Specification Changes 49
- 7. Specification Clarification 49
- 8. Document Change 49

## Revision History

| Document Number | Revision Number | Description  | Revision Date |
|-----------------|-----------------|--|---------------|
| 792254          | 001             | <ul style="list-style-type: none"> <li>Initial Revision – Includes Errata MTL001-MTL011</li> </ul>   | December 2023 |
|                 | 002             | <ul style="list-style-type: none"> <li>Added U Type4 Series</li> <li>Added Errata: <a href="#">MTL012</a>, <a href="#">MTL013</a></li> </ul>   | January 2024  |
|                 | 003             | <ul style="list-style-type: none"> <li>Added Errata: <a href="#">MTL014</a>, <a href="#">MTL015</a>, <a href="#">MTL016</a>, <a href="#">MTL017</a>, <a href="#">MTL018</a>, <a href="#">MTL019</a></li> </ul>   | February 2024 |
|                 | 004             | <ul style="list-style-type: none"> <li>Added Errata: <a href="#">MTL020</a>, <a href="#">MTL021</a>, <a href="#">MTL022</a>, <a href="#">MTL023</a>, <a href="#">MTL024</a>, <a href="#">MTL025</a>, <a href="#">MTL026</a>, <a href="#">MTL027</a></li> </ul> | March 2024    |
|                 | 005             | <ul style="list-style-type: none"> <li>Added Errata: <a href="#">MTL028</a>, <a href="#">MTL029</a>, <a href="#">MTL030</a>, <a href="#">MTL031</a></li> </ul>   | April 2024    |
|                 | 006             | <ul style="list-style-type: none"> <li>Added Errata: <a href="#">MTL032</a>, <a href="#">MTL033</a>, <a href="#">MTL034</a>, <a href="#">MTL035</a>, <a href="#">MTL036</a></li> </ul>   | May 2024      |
|                 | 007             | <ul style="list-style-type: none"> <li>Added Errata: <a href="#">MTL037</a>, <a href="#">MTL038</a>, <a href="#">MTL039</a>, <a href="#">MTL040</a>, <a href="#">MTL041</a>, <a href="#">MTL042</a></li> </ul>   | July 2024     |
|                 | 008             | <ul style="list-style-type: none"> <li>Added Errata: <a href="#">MTL043</a>, <a href="#">MTL044</a>, <a href="#">MTL045</a>, <a href="#">MTL046</a>, <a href="#">MTL047</a>, <a href="#">MTL048</a>, <a href="#">MTL049</a>, <a href="#">MTL050</a></li> </ul> | August 2024   |
|                 | 009             | <ul style="list-style-type: none"> <li>Added Errata: <a href="#">MTL051</a>, <a href="#">MTL052</a>, <a href="#">MTL053</a>, <a href="#">MTL054</a>, <a href="#">MTL055</a>, <a href="#">MTL056</a></li> </ul>   | October 2024  |

|     |  |               |
|-----|--|---------------|
| 010 | • Added Errata: <a href="#">MTL058</a> , <a href="#">MTL059</a>                          | November 2024 |
| 011 | • Added Errata: <a href="#">MTL060</a> , <a href="#">MTL061</a> , <a href="#">MTL062</a> | December 2024 |
| 012 | • Added Erratum: <a href="#">MTL063</a>  | February 2025 |
| 013 | • Updated Erratum: <a href="#">MTL050</a><br>• Added Erratum: <a href="#">MTL064</a>     | April 2025    |
| 014 | • Added Errata: <a href="#">MTL065</a> , <a href="#">MTL066</a>                          | May 2025      |

## Preface

This document is an update to the specifications contained in the documents listed in the following [Affected Documents/Related Documents](#) table. It is a compilation of device and document errata and specification clarifications and changes and is intended for hardware system manufacturers and for software developers of applications, operating system, and tools.

Information types defined in the Nomenclature section of this document are consolidated into this updated document and are no longer published in other documents. This document may also contain information that has not been previously published.

### Affected Documents

| Document Title   | Document Number        |
|--|------------------------|
| Intel® Core™ Ultra Processor Datasheet, Volume 1 of 2  | <a href="#">792044</a> |
| Intel® Core™ Ultra Processors Datasheet, Volume 2 of 2 | <a href="#">795249</a> |

### Related Documents

| Document Title  | Document Number/Location  |
|---|---|
| AP-485, Intel® Processor Identification and the CPUID Instruction   | <a href="http://www.intel.com/design/processor/applnots/241618.htm">http://www.intel.com/design/processor/applnots/241618.htm</a>   |
| <p>Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1: Basic Architecture</p> <p>Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A: Instruction Set Reference Manual A-M</p> <p>Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2B: Instruction Set Reference Manual N-Z</p> <p>Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A: System Programming Guide</p> <p>Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B: System Programming Guide</p> <p>Intel® 64 and IA-32 Intel® Architecture Optimization Reference Manual</p> | <a href="http://www.intel.com/products/processor/manuals/index.htm">http://www.intel.com/products/processor/manuals/index.htm</a>   |
| Intel® 64 and IA-32 Architectures Software Developer's Manual Documentation Changes   | <a href="http://www.intel.com/content/www/us/en/processors/architectures-software-developer-manuals.html">http://www.intel.com/content/www/us/en/processors/architectures-software-developer-manuals.html</a> |
| Intel® Virtualization Technology Specification for Directed I/O Architecture Specification  | D51397-001  |
| ACPI Specifications   | <a href="http://www.acpi.info">www.acpi.info</a>  |

## Nomenclature

**Errata** – These are design defects or errors. Errata may cause the processor's behavior to deviate from published specifications. Hardware and software designed to be used with any given stepping must assume that all errata documented for that stepping are present on all devices.

**Specification Changes** – These are modifications to the current published specifications. These changes will be incorporated in the next release of the specifications.

**Specification Clarifications** – These describe a specification in greater detail or further highlight a specification's impact to a complex design situation. These clarifications will be incorporated in the next release of the specifications.

**Documentation Changes** – These include typos, errors, or omissions from the current published specifications. These changes will be incorporated in the next release of the specifications.

**Note:** Errata remain in the specification update throughout the product's lifecycle or until a stepping is no longer commercially available. Under these circumstances, errata removed from the specification update are archived and available upon request. Specification changes, specification clarifications, and documentation changes are removed from the specification update, when the appropriate changes are made to the appropriate product specification or user documentation (datasheets, manuals, etc.).

## Identification Information

### Component Identification via Programming Interface

The processor stepping is identified by the following register contents:

**Table 2-1. Component Identification**


| Samples                 | Stepping | CPU ID  | Reserved<br>[31:28] | Extended Family<br>[27:20] | Extended Model<br>[19:16] | Reserved<br>[15:14] | Processor Type<br>[13:12] | Family Code<br>[11:8] | Model Number<br>[7:4] | Stepping ID<br>[3:0] |
|-------------------------|----------|---------|---------------------|----------------------------|---------------------------|---------------------|---------------------------|-----------------------|-----------------------|----------------------|
| MTL-H<br>6P+8E          | C0       | 0xA06A4 | Reserved            | 0000000b                   | 1010b                     | Reserved            | 00b                       | 0110b                 | 1010b                 | 0100b                |
| MTL-U<br>2P+8E          | C0       | 0xA06A4 | Reserved            | 0000000b                   | 1010b                     | Reserved            | 00b                       | 0110b                 | 1010b                 | 0100b                |
| MTL-U<br>Type4<br>2P+8E | C0       | 0xA06A4 | Reserved            | 0000000b                   | 1010b                     | Reserved            | 00b                       | 0110b                 | 1010b                 | 0100b                |

1. The Extended Family, Bits [27:20] are used in conjunction with the Family Code, specified in Bits [11:8], to indicate whether the processor belongs to the Celeron®, Pentium®, or Intel® Core™ processor family.

2. The Extended Model, Bits [19:16] in conjunction with the Model Number, specified in Bits [7:4], are used to identify the model of the processor within the processor's family.
3. The Family Code corresponds to Bits [11:8] of the EDX register after RESET, Bits [11:8] of the EAX register after the CPUID instruction is executed with a 1 in the EAX register, and the generation field of the Device ID register accessible through Boundary Scan.
4. The Model Number corresponds to Bits [7:4] of the EDX register after RESET, Bits [7:4] of the EAX register after the CPUID instruction is executed with a 1 in the EAX register, and the model field of the Device ID register accessible through Boundary Scan.
5. The Stepping ID in Bits [3:0] indicates the revision number of that model. Refer table above for the processor stepping ID number in the CPUID information.
6. Refer to Processor BIOS Specification for additional information. When EAX is initialized to a value of '1', the CPUID instruction returns the Extended Family, Extended Model, Processor Type, Family Code, Model Number and Stepping ID value in the EAX register. The EDX processor signature value after reset is equivalent to the processor signature output value in the EAX register.

Cache and TLB descriptor parameters are provided in the EAX, EBX, ECX and EDX registers after the CPUID instruction is executed with a 2 in the EAX register.

#### Component Marking Information **Figure 2-1. H/U-Series Chip Package BGA Top-Side Markings**



Pin Count: 2049 Package Size (width x height): 50 mm x 25 mm


#### **Production (SSPEC):**

- SN345
- G1L1: SPARK
- G2L1: FPO\_SSPEC
- G3L1: {ex}

**Note:** "1" is used to extract the unit visual ID (2D ID).



Figure 2-2. U Type4 Series Chip Package BGA Top-Side Markings



Pin Count: 2551 Package Size (width x height): 23 mm x 19 mm

**Production (SSPEC):**

- SN345
- SPARK
- {ex}
- FPO\_SSPEC

**Note:** “1” is used to extract the unit visual ID (2D ID).

Processor list can be found at:

<https://ark.intel.com/content/www/us/en/ark/products/series/236803/intel-core-ultra-processors-series-1.html>

## Summary Tables of Changes

The following tables indicate the Specification Changes, Errata, Specification Clarifications or Documentation Changes which apply to the listed processor stepping. Intel may intend to fix some of the errata in a future stepping of the component and to account for the other outstanding issues through documentation or Specification Changes as noted. These tables use the following notations:

Codes Used in Summary Table

| Stepping                 | Description   |
|--------------------------|---|
| (No mark) or (Blank box) | This erratum is fixed or does not apply to the listed stepping or specification change does not apply to the listed stepping. |

| Status   | Description  |
|----------|--|
| Plan Fix | This erratum may be fixed in a future hardware stepping, firmware, or software update. |
| Fixed    | This erratum has been previously fixed in Intel hardware, firmware, or software.       |
| No Fix   | There are no plans to fix this erratum.  |

Errata Summary Table

| Erratum ID | Processor Line |          |               | Title  |
|------------|----------------|----------|---------------|--|
|            | H 6P +8E       | U 2P +8E | U Type4 2P+8E |  |
| MTL001     | No Fix         | No Fix   | No Fix        | <a href="#">USB DbC or Device Mode Port When Resuming From S4, S5, or G3 State</a> |
| MTL002     | No Fix         | No Fix   | No Fix        | <a href="#">xHCI USB 2.0 ISOCH Device Missed Service Interval</a>                  |

|            |        |        |        |   |
|------------|--------|--------|--------|---|
| MTLO<br>03 | No Fix | No Fix | No Fix | <a href="#">Intel® VT-d Remapping Hardware Does Not Perform Reserved(0) Check on PGSNP Field of Scalable-mode PASID Table Entry</a>       |
| MTLO<br>04 | Fixed  | Fixed  | Fixed  | <a href="#">HDMI Analyzer Color Corruption in HDMI2.1 YUV420</a>  |
| MTLO<br>05 | No Fix | No Fix | No Fix | <a href="#">Processor C-States With USB Full-Speed or Low-Speed Device Hotplug</a>  |
| MTLO<br>06 | No Fix | No Fix | No Fix | <a href="#">USB 3.2 Gen 1x1 Port Does Not Send 16 Polling LFPS Burst</a>  |
| MTLO<br>07 | No Fix | No Fix | No Fix | <a href="#">xHCI Controller Reset Due to Missing Link Credit From Device</a>  |
| MTLO<br>08 | No Fix | No Fix | No Fix | <a href="#">xHCI Controller Hang With Zero-Length Data Packet</a>   |
| MTLO<br>09 | No Fix | No Fix | No Fix | <a href="#">PCIe Root Port Lane Error Status Register May Not be Cleared</a>  |
| MTLO<br>10 | No Fix | No Fix | No Fix | <a href="#">Type-C Display May be Blank Following S3/S4/S5 Resume</a>   |
| MTLO<br>11 | No Fix | No Fix | No Fix | <a href="#">Precision Time Measurement (PTM) Interpretation Capability Bit Incorrect Register Offset</a>                                  |
| MTLO<br>12 | No Fix | No Fix | No Fix | <a href="#">Performance Monitoring Event Branch Instruction Retired May Not Count CALLs to Next Sequential Instruction</a>                |
| MTLO<br>13 | No Fix | No Fix | No Fix | <a href="#">Performance Monitoring Event Branch Instruction Retired May Overcount on Certain Types of Branch and Complex Instructions</a> |

|         |        |        |        |   |
|---------|--------|--------|--------|---|
| MTLO 14 | No Fix | N/A    | N/A    | <a href="#">PCIe Gen5 Root Ports Link Equalization Unexpected Behavior at High Temperature</a>              |
| MTLO 15 | Fixed  | Fixed  | Fixed  | <a href="#">Unpredictable System Behavior When SAGV is Enabled</a>  |
| MTLO 16 | No Fix | No Fix | No Fix | <a href="#">MSI From VMD-Owned Device May Pass Memory Write</a>   |
| MTLO 17 | No Fix | No Fix | No Fix | <a href="#">IA32_MC2_ADDR And IA32_MC2_MISC MSRs May be Cleared on Warm Reset</a>                           |
| MTLO 18 | No Fix | No Fix | No Fix | <a href="#">Performance Monitoring Events TOPDOWN.BACKEND_BOUND_SLOTS and IDQ_BUBBLES May be Inaccurate</a> |
| MTLO 19 | No Fix | No Fix | No Fix | <a href="#">Performance Monitoring Event IDQ.MS_UOPS May Undercount</a>                                     |
| MTLO 20 | No Fix | No Fix | No Fix | <a href="#">HDMI2.1 FRL Audio Distortion With 144Hz Display With Reduced Blanking Interval</a>              |
| MTLO 21 | Fixed  | Fixed  | Fixed  | <a href="#">P-core Not Exiting LFM</a>  |
| MTLO 22 | No Fix | No Fix | No Fix | <a href="#">I2S Audio Channels Swapped With High Frame Polarity in Device Mode</a>                          |
| MTLO 23 | No Fix | No Fix | No Fix | <a href="#">System May Hang When Operating at Maximum Turbo Frequency</a>                                   |
| MTLO 24 | Fixed  | Fixed  | Fixed  | <a href="#">System May Signal MCE When Operating at Maximum Single Core Turbo Frequency</a>                 |
| MTLO 25 | Fixed  | Fixed  | Fixed  | <a href="#">Processor May Hang When Intel® HD Graphics is Disabled</a>                                      |

|         |        |        |        |   |
|---------|--------|--------|--------|---|
| MTLO 26 | Fixed  | Fixed  | Fixed  | <a href="#">Processor Power Sharing May Not Perform as Expected</a>   |
| MTLO 27 | No Fix | No Fix | No Fix | <a href="#">Unexpected System Behavior When Re-Enabling Intel® HT</a>   |
| MTLO 28 | No Fix | No Fix | No Fix | <a href="#">A Write to The TSC_Deadline MSR May Cause an Unexpected Timer Interrupt</a>                           |
| MTLO 29 | No Fix | No Fix | No Fix | <a href="#">Processor Trace May Generate PSB Packets Too Infrequently</a>   |
| MTLO 30 | No Fix | No Fix | No Fix | <a href="#">Processor Trace May Not Generate a CYC Packet Before MODE.EXEC Packets</a>                            |
| MTLO 31 | No Fix | No Fix | No Fix | <a href="#">Unsynchronized Cross-Modifying Code Operations Can Cause Unexpected Instruction Execution Results</a> |
| MTLO 32 | No Fix | No Fix | No Fix | <a href="#">Platform May Perform a Cold Reset Rather Than a Warm Reset</a>  |
| MTLO 33 | No Fix | No Fix | No Fix | <a href="#">Disabling The APIC While an Interrupt is Being Delivered May Cause a System Hang</a>                  |
| MTLO 34 | No Fix | No Fix | No Fix | <a href="#">Guaranteed Bandwidth Requirement For Isochronous I/O Devices May be Violated</a>                      |
| MTLO 35 | Fixed  | Fixed  | Fixed  | <a href="#">Split Load May Return Incorrect Data</a>  |
| MTLO 36 | Fixed  | Fixed  | Fixed  | <a href="#">Locked Operations May Hang</a>  |
| MTLO 37 | Fixed  | Fixed  | Fixed  | <a href="#">RC6 Exit May Cause a System Hang</a>  |

|         |        |        |        |   |
|---------|--------|--------|--------|---|
| MTLO 38 | Fixed  | Fixed  | Fixed  | <a href="#">E-core May Generate Speculative Requests Beyond 4k Boundary During Short String Operations</a>                        |
| MTLO 39 | No Fix | No Fix | No Fix | <a href="#">Processor May Provide Insufficient System Agent Voltage</a>   |
| MTLO 40 | Fixed  | Fixed  | Fixed  | <a href="#">Lower Than Expected VCCSA and VCCGT Voltage</a>   |
| MTLO 41 | Fixed  | Fixed  | Fixed  | <a href="#">Audio Distortions May Occur When Using Audio APOs</a>   |
| MTLO 42 | Fixed  | Fixed  | Fixed  | <a href="#">RC6 Exit May Cause Machine Check Exception System Hang</a>  |
| MTLO 43 | No Fix | No Fix | No Fix | <a href="#">Debug Exceptions May Be Lost or Misreported When MOV SS or POP SS Instruction is Not Followed By a Write to SP</a>    |
| MTLO 44 | No Fix | No Fix | No Fix | <a href="#">Processor May Generate Malformed TLP</a>  |
| MTLO 45 | No Fix | No Fix | No Fix | <a href="#">Intel PT Trace May Contain Incorrect Data When Configured With Single Range Output Larger Than 4KB</a>                |
| MTLO 46 | No Fix | No Fix | No Fix | <a href="#">Setting MISC_FEATURE_CONTROL.DISABLE_THREE_STRIKE_CNT Does Not Prevent The Three-strike Counter From Incrementing</a> |
| MTLO 47 | No Fix | No Fix | No Fix | <a href="#">VM Exit Qualification May Not be Correctly Set on APIC Access While Serving a User Interrupt</a>                      |
| MTLO 48 | No Fix | No Fix | No Fix | <a href="#">Processor May Encrypt TME Exclude Range if Mapped to Remap Range</a>  |

|            |        |        |        |   |
|------------|--------|--------|--------|---|
| MTL0<br>49 | No Fix | No Fix | No Fix | <a href="#">WRMSR to a Few Core MSRs Might be Overwritten</a>   |
| MTL0<br>50 | No Fix | No Fix | No Fix | <a href="#">Single Step on Branches Might be Missed When VMM Enables Notification On VM Exit</a>                  |
| MTL0<br>51 | No Fix | No Fix | No Fix | <a href="#">USB 3.2 Device May Not Function as Expected With TC10 Enabled</a>                                     |
| MTL0<br>52 | No Fix | No Fix | No Fix | <a href="#">PCONFIG Error Reporting May be Incorrect</a>  |
| MTL0<br>53 | No Fix | No Fix | No Fix | <a href="#">DP Monitor May Not Operate After S4/S5 Resume</a>   |
| MTL0<br>54 | No Fix | No Fix | No Fix | <a href="#">Remapping Hardware May Abort ZLR to Second-Stage Write Only Pages</a>                                 |
| MTL0<br>55 | No Fix | No Fix | No Fix | <a href="#">xHCI Out of Order ACK Due to LCRD1</a>  |
| MTL0<br>56 | No Fix | No Fix | No Fix | <a href="#">Non-Responsive USB Port After Disconnecting Full-speed Device</a>                                     |
| MTL0<br>57 | N/A    | N/A    | N/A    | N/A. Erratum has been removed.  |
| MTL0<br>58 | No Fix | No Fix | No Fix | <a href="#">Display Artifacts With YUV420 Format</a>  |
| MTL0<br>59 | No Fix | No Fix | No Fix | <a href="#">SPI0 Dual IO Mode With SPI0_IO2 And SPI0_IO3 Connected to SPI Device</a>                              |
| MTL0<br>60 | No Fix | No Fix | No Fix | <a href="#">Locked Page Split Access May Not be Detected by UC-lock Disable if Split-lock Disable is Not Used</a> |

|            |        |        |        |  |
|------------|--------|--------|--------|--|
| MTLO<br>61 | No Fix | No Fix | No Fix | <a href="#">Non Canonical Fault May be Signaled on Access That Wraps Address Space When LAM is Enabled</a> |
| MTLO<br>62 | Fixed  | Fixed  | Fixed  | <a href="#">VM Exit Following MOV to CR8 Instruction May Lead to Unexpected IDT Vectoring-Information</a>  |
| MTLO<br>63 | No Fix | No Fix | No Fix | <a href="#">Cache Level Wrongly Reported in Machine Check Banks</a>  |
| MTLO<br>64 | Fixed  | Fixed  | Fixed  | <a href="#">Processor May Not Enter Package State C3 or Deeper</a>   |
| MTLO<br>65 | Fixed  | Fixed  | Fixed  | <a href="#">Higher Than Expected Power Consumption With VR Slow Slew Rate Enabled</a>                      |
| MTLO<br>66 | Fixed  | Fixed  | Fixed  | <a href="#">Unpredictable System Behavior May Occur When C6 or Deeper Sleep States Are Used</a>            |

## Specification Changes

| No. | Specification Changes                                |
|-----|--|
|     | None for this revision of this specification update. |

## Specification Clarifications

| No. | Specification Clarifications                         |
|-----|--|
|     | None for this revision of this specification update. |

## Documentation Changes



| No. | Documentation Changes                                |
|-----|--|
|     | None for this revision of this specification update. |

## Errata Details

|                    |  |
|--------------------|--|
| MTL001             | <b>USB DbC or Device Mode Port When Resuming From S4, S5, or G3 State</b>  |
| <b>Problem</b>     | <p>If a processor USB Type-C* port is configured in Device Mode (or in DbC mode) and connected to an external USB 3.2 host controller, it may cause the USB port to go into a non-functional state in the following scenarios:</p> <div> <p><b>Notes:</b></p> <p>The processor resumes from S4 or S5, the port may remain in U2.</p> <p>The port is connected to a USB 3.2 Gen 1x1 host controller when resuming from S4, S5, or G3, the port may enter into Compliance Mode or an inactive state if Compliance Mode is disabled.</p> <p>The port is connected to a USB 3.2 Gen 2x1 host controller when resuming from S4, S5, or G3, the port may enter an inactive state.</p> </div> |
| <b>Implication</b> | Due to this erratum, the processor USB Type-C port configured in Device Mode (or in DbC mode) may fail to enumerate or become unavailable.   |
| <b>Workaround</b>  | None identified.   |

|               |   |
|---------------|---|
| <b>Status</b> | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> . |
|---------------|---|

|                    |  |
|--------------------|--|
| <b>MTL002</b>      | <b>xHCI USB 2.0 ISOCH Device Missed Service Interval</b>   |
| <b>Problem</b>     | When the xHCI controller is stressed with concurrent traffic across multiple USB ports, the xHCI controller may fail to service USB 2.0 Isochronous IN endpoints within the required service interval. |
| <b>Implication</b> | Due to this erratum, USB 2.0 isochronous devices connected to the xHCI controller may experience dropped packets. <b>NOTE:</b> This issue has only been observed in a synthetic environment.           |
| <b>Workaround</b>  | None identified.   |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .  |

|                    |  |
|--------------------|--|
| <b>MTL003</b>      | <b>Intel® VT-d Remapping Hardware Does Not Perform Reserved(0) Check on PGSNP Field of Scalable-mode PASID Table Entry</b>   |
| <b>Problem</b>     | Intel® VT-d remapping hardware does perform Reserved(0) check on Page Snoop (PGSNP) field in scalable-mode Process Address ID (PASID) table entry when Snoop Control capability is defined as not available in the Extended Capability Register Offset 10h bit 7 (ECAP.SC=0) |
| <b>Implication</b> | There are no known functional implications due to this erratum. Intel has not observed this erratum with any commercially available software.  |
| <b>Workaround</b>  | None identified.   |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .  |

|                    |   |
|--------------------|---|
| <b>MTL004</b>      | <b>HDMI Analyzer Color Corruption in HDMI2.1 YUV420</b>   |
| <b>Problem</b>     | When in HDMI2.1 FRL YUV420 mode, and the previous frame ended with an unexpected odd line, green image corruption may occur.  |
| <b>Implication</b> | Due to this erratum, when using HDMI analyzer, corruption may be observed as green color data, contained within a vertical bar on right side of the analyzer monitor. Intel has not observed and functional issue due to the Erratum. |
| <b>Workaround</b>  | A workaround for this erratum is available in iGFX Driver revision 101.5005 or later.   |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .   |

|                    |  |
|--------------------|--|
| <b>MTL005</b>      | <b>Processor C-States With USB Full-Speed or Low-Speed Device Hotplug</b>  |
| <b>Problem</b>     | When doing a hotplug on a USB hub with two or more USB Full-speed or Low-speed devices each with a 1 ms service interval interrupt endpoint, a race condition may occur between the PMC and the xHCI controller. |
| <b>Implication</b> | <p>Due to this erratum, the processor may fail to enter C3 or deeper package C-States.</p> <div> <p><b>Note:</b></p> <p>This erratum has only been observed in a synthetic environment.</p> </div>               |
| <b>Workaround</b>  | None identified. This condition is recovered after the xHCI controller has successfully entered D3.  |

|               |   |
|---------------|---|
| <b>Status</b> | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> . |
|---------------|---|

|                    |   |
|--------------------|---|
| <b>MTL006</b>      | <b>USB 3.2 Gen 1x1 Port Does Not Send 16 Polling LFPS Burst</b>   |
| <b>Problem</b>     | On USB 3.2 Gen 1x1 only capable ports, including ports configured as USB 3.2 Gen 1x1 by soft strap, the xHCI controller may send only 15 LFPS signals instead of a burst of 16 LFPS signals as specified by the USB 3.2 specification.  |
| <b>Implication</b> | There are no known functional implications due to this erratum. LFPS handshake requires the receiver link partner to only detect 2 LFPS signals. This issue may impact the SuperSpeed compliance test case which checks for the 16 LFPS burst requirements: TD6.4, TD6.5, and TD7.31. |
| <b>Workaround</b>  | None identified.  |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .   |

|                    |   |
|--------------------|---|
| <b>MTL007</b>      | <b>xHCI Controller Reset Due to Missing Link Credit From Device</b>   |
| <b>Problem</b>     | The xHCI controller may not send LCRD (Link Credit) to the device after the link U0 state recovery is completed if a USB 3.2 device incorrectly stops sending LCRD. |
| <b>Implication</b> | When this erratum occurs, subsequence transfers from the device may not be completed and the xHCI host controller driver may initiate a host controller reset.      |
| <b>Workaround</b>  | None identified.  |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .   |

| MTL008             | xHCI Controller Hang With Zero-Length Data Packet  |
|--------------------|--|
| <b>Problem</b>     | <p>The xHCI controller may fail to handle a zero-length data packet when doing concurrent traffic with the following devices connected on three separate root ports:</p> <ul style="list-style-type: none"> <li>• USB 3.2 Gen 2x1 (or 2x2) hub with at least two USB 3.2 bulk devices.</li> <li>• USB 3.2 Gen 2x1 (or 2x2) hub with at least two USB 3.2 bulk devices.</li> <li>• USB isochronous device that sends zero-length data packets.</li> </ul> |
| <b>Implication</b> | <p>Due to this erratum, the xHCI controller may hang. Intel has only observed this behavior with USB audio offload enabled and USB 2.0 audio devices that send zero-length data packets.</p>   |
| <b>Workaround</b>  | <p>None identified. A mitigation for USB 2.0 audio devices using USB audio offload is available in Intel® Smart Sound Technology driver version 20.40.9509.0 or later.</p>   |
| <b>Status</b>      | <p>For the steppings affected, refer to the <a href="#">Summary Table of Changes</a>.</p>  |

| MTL009             | PCIe Root Port Lane Error Status Register May Not be Cleared  |
|--------------------|---|
| <b>Problem</b>     | <p>Re-enabling a port following a link disable or hot reset the PCIe Lane Error Status register (Offset 0xA38) may not be cleared.</p>  |
| <b>Implication</b> | <p>Due to this erratum, the Lane Error Status register may indicate lane errors on some of the Root Ports. Intel has not observed any functional issues due this erratum.</p> |
| <b>Workaround</b>  | <p>None identified. Software should ignore the lane error status register to mitigate this erratum.</p>   |

|               |   |
|---------------|---|
| <b>Status</b> | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> . |
|---------------|---|

|                    |   |
|--------------------|---|
| <b>MTL010</b>      | <b>Type-C Display May be Blank Following S3/S4/S5 Resume</b>  |
| <b>Problem</b>     | When switching between Type-C Display Alt Mode and an Multi-Function Device (MFD) while the system is in S3/S4/S5, the Display may not enumerate. |
| <b>Implication</b> | When this erratum occurs the Display may be blank. A device unplug and re-plug may be necessary to recover the display.                           |
| <b>Workaround</b>  | None identified.  |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .   |

|                    |   |
|--------------------|---|
| <b>MTL011</b>      | <b>Precision Time Measurement (PTM) Interpretation Capability Bit Incorrect Register Offset</b>   |
| <b>Problem</b>     | The PTM Propagation Delay Adaptation Interpretation B (PTMPDAIB) Bit is implemented at Configuration Space (CFG) Offset 158h instead of at 50h as documented in the PCI-SIG PTM Byte Ordering Adaptation Engineering Change Notice (ECN). |
| <b>Implication</b> | Due to this erratum, End Point Device (EPD) software that implements the PTM Byte Ordering Adaptation ECN may not be able to program their PTMPDAIB Bit correctly since it is located at a different register offset.                     |
| <b>Workaround</b>  | None identified. To mitigate this issue, EPD software that implements the PTM Byte Ordering Adaptation ECN must access PTMPDAIB at CFG Offset 158h.   |

|               |   |
|---------------|---|
| <b>Status</b> | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> . |
|---------------|---|

|                    |   |
|--------------------|---|
| <b>MTL012</b>      | <b>Performance Monitoring Event Branch Instruction Retired May Not Count CALLs to Next Sequential Instruction</b>   |
| <b>Problem</b>     | A CALL instruction whose target is the next sequential instruction (the same address pushed onto the stack) may not increment the performance monitoring event BR_INST_RETIRED (Event: C4H, UMask: 00H, F9H).                 |
| <b>Implication</b> | Due to this erratum, software monitoring Branch Instruction Retired events may undercount. Since the CALL is to the next instruction, control flow tracing with the Last Branch Retired (LBR) records should not be affected. |
| <b>Workaround</b>  | None identified.  |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .   |

|                    |   |
|--------------------|---|
| <b>MTL013</b>      | <b>Performance Monitoring Event Branch Instruction Retired May Overcount on Certain Types of Branch and Complex Instructions</b>  |
| <b>Problem</b>     | On certain types of branch and complex instructions the performance monitoring event BR_INST_RETIRED (Event: C4H, UMask: 00H / 7EH / BFH / COH / DFH / EBH / FBH / F9H) may overcount by 1. Affected instructions include FAR CALL/JMP, RETF, IRET, VMENTRY/VMEXIT/VMPTRLD and complex SGX/SMX/CSTATE instructions/flows. |
| <b>Implication</b> | Due to this erratum, software monitoring Branch Instruction Retired events may overcount.   |
| <b>Workaround</b>  | None identified.  |

|               |   |
|---------------|---|
| <b>Status</b> | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> . |
|---------------|---|

|                    |   |
|--------------------|---|
| <b>MTL014</b>      | <b>PCIe Gen5 Root Ports Link Equalization Unexpected Behavior at High Temperature</b>   |
| <b>Problem</b>     | PCIe Lanes 21 through 28 may fail Gen5 link equalization at high temperatures due to complex lane microarchitectural conditions.  |
| <b>Implication</b> | Due to this erratum, the associated PCIe Gen5 link may exhibit link errors, hang, or fail compliance tests. No issues have been observed when the PCIe link attempts Gen4 or lower. |
| <b>Workaround</b>  | It is possible for BIOS to contain a workaround for this erratum.   |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .   |

|                    |  |
|--------------------|--|
| <b>MTL015</b>      | <b>Unpredictable System Behavior When SAGV is Enabled</b>  |
| <b>Problem</b>     | On platforms that enable System Agent Geyserville (SAGV), a technology that allows load-specific memory speeds, the processor may exhibit unpredictable system behavior. |
| <b>Implication</b> | When this erratum occurs, the processor exhibits unpredictable system behavior.  |
| <b>Workaround</b>  | It is possible for BIOS to work around this erratum.   |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .  |



|                    |  |
|--------------------|--|
| <b>MTL016</b>      | <b>MSI From VMD-Owned Device May Pass Memory Write</b>   |
| <b>Problem</b>     | When the storage subsystem is configured to operate in RAID 0 or 1 mode, a Message Signaled Interrupt (MSI) from an Intel® Volume Management Device (Intel® VMD) owned device may interrupt a core before a previous write from the device is completed. |
| <b>Implication</b> | Due to this erratum, the platform may experience unpredictable system behavior.  |
| <b>Workaround</b>  | None identified. The VMD MSI interrupt-handler should initially perform a dummy register read to the MSI initiator device prior to any writes to ensure proper PCIe ordering.  |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .  |

|                    |  |
|--------------------|--|
| <b>MTL017</b>      | <b>IA32_MC2_ADDR And IA32_MC2_MISC MSRs May be Cleared on Warm Reset</b>   |
| <b>Problem</b>     | A non-zero value written to IA32_MC2_ADDR (40Ah) and IA32_MC2_MISC(40Bh) MSRs may be incorrectly cleared following a warm reset.   |
| <b>Implication</b> | Due to this erratum, software that relies on the IA32_MC2_ADDR and IA32_MC2_MISC MSR values may not function correctly after a warm reset. Intel has not observed this erratum with any commercially available software. |
| <b>Workaround</b>  | None identified.   |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .  |

|                    |   |
|--------------------|---|
| <b>MTL018</b>      | <b>Performance Monitoring Events TOPDOWN.BACKEND_BOUND_SLOTS and IDQ_BUBBLES May be Inaccurate</b>  |
| <b>Problem</b>     | The performance monitoring events TOPDOWN.BACKEND_BOUND_SLOTS (Event A4h, UMask 02h) and IDQ_BUBBLES.* (Event 9Ch, UMask 01h) may not count when the processor is in the C0.2 power sub-state, which is entered via the TPAUSE or UWAIT instructions. This erratum also impacts the accuracy of MSR_PERF_METRICS fields Frontend Bound, Backend Bound, and Fetch Latency (MSR 329h, Bits [23:16], [31:24] and [55:48]). |
| <b>Implication</b> | Due to this erratum, these performance monitoring events and the fields in MSR_PERF_METRICS may be inaccurate.  |
| <b>Workaround</b>  | None identified.  |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .   |

|                    |  |
|--------------------|--|
| <b>MTL019</b>      | <b>Performance Monitoring Event IDQ.MS_UOPS May Undercount</b>   |
| <b>Problem</b>     | The performance monitoring events IDQ.MS_UOPS, IDQ.MS_SWITCHES, and IDQ.MS_CYCLES_ANY (Event 79h, UMask 30h) may undercount MS_UOPS that come from the Decode Stream Buffer (DSB). |
| <b>Implication</b> | Due to this erratum, performance monitoring counters may report counts lower than expected.  |
| <b>Workaround</b>  | None identified. Performance monitoring event UOPS_RETIRED.MS may be used instead.   |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .  |

|                    |  |
|--------------------|--|
| <b>MTL020</b>      | <b>HDMI2.1 FRL Audio Distortion With 144Hz Display With Reduced Blanking Interval</b>  |
| <b>Problem</b>     | The processor may not have sufficient display bandwidth to support display audio when using HDMI2.1 FRL (Fixed Rate Link) with a 144Hz display with reduced blanking interval. |
| <b>Implication</b> | Due to this erratum, intermittent or complete loss of audio may occur.   |
| <b>Workaround</b>  | A mitigation has been identified for this erratum and may be available in a software update.   |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .  |

|                    |   |
|--------------------|---|
| <b>MTL021</b>      | <b>P-core Not Exiting LFM</b>   |
| <b>Problem</b>     | P-core frequency may not be updated after resuming from PKG C6.                                 |
| <b>Implication</b> | Due to this erratum, P-core may unexpectedly remain in Low Frequency Mode (LFM).                |
| <b>Workaround</b>  | A BIOS code change has been identified and may be implemented as a workaround for this erratum. |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .             |

|               |   |
|---------------|---|
| <b>MTL022</b> | <b>I2S Audio Channels Swapped With High Frame Polarity in Device Mode</b> |
|---------------|---|

|                    |   |
|--------------------|---|
| <b>Problem</b>     | When the I2S interface is in device mode, the audio controller may not be correctly configured if the audio codec requires high frame polarity. |
| <b>Implication</b> | Due to this erratum, the left and right audio channels may swap when frame polarity is set to high.   |
| <b>Workaround</b>  | None identified.  |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .   |

|                    |   |
|--------------------|---|
| <b>MTL023</b>      | <b>System May Hang When Operating at Maximum Turbo Frequency</b>  |
| <b>Problem</b>     | The processor may fail to correctly thermally throttle when running at maximum turbo frequency.   |
| <b>Implication</b> | Due to this erratum, the system may hang with an Internal Timeout Error Machine Check (IA32_MCI_STATUS.MSCOD=080h and IA32_MCI_STATUS.MCACOD=0400h) or unpredictable system behavior may occur. |
| <b>Workaround</b>  | None identified. It may be possible for BIOS to contain a mitigation for this erratum.  |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .   |

|                |  |
|----------------|--|
| <b>MTL024</b>  | <b>System May Signal MCE When Operating at Maximum Single Core Turbo Frequency</b>   |
| <b>Problem</b> | DCU DCACHEL0_EVICT_ERR (MSCOD=0100h and MCACOD=0174h) may be observed when the core frequency is operating at Maximum Single Core Turbo Frequency. |

|                    |  |
|--------------------|--|
| <b>Implication</b> | Due to this erratum, the system may signal a fatal DCACHELO_EVICT_ERR machine check exception. |
| <b>Workaround</b>  | It is possible for the BIOS to contain a workaround for this erratum.                          |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .            |

|                    |  |
|--------------------|--|
| <b>MTL025</b>      | <b>Processor May Hang When Intel® HD Graphics is Disabled</b>  |
| <b>Problem</b>     | If internal graphics is disabled (Bus 0, Device 2, Function 0) when using a discrete graphics solution, the processor may fail to exit Package C6 state and report a machine check exception with an MCACOD=0402H and MSCOD=0823H. |
| <b>Implication</b> | Due to this erratum, the processor may hang with a machine check exception.  |
| <b>Workaround</b>  | It is possible for the BIOS to contain a workaround for this erratum.  |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .  |

|                    |   |
|--------------------|---|
| <b>MTL026</b>      | <b>Processor Power Sharing May Not Perform as Expected</b>  |
| <b>Problem</b>     | The processor exposes certain power sharing capabilities via the Intel Performance Framework. However, the processor may not honor power sharing requests made via SET_PERF_PREFERENCE_MIN and SET_PERF_PREFERENCE_MAX. |
| <b>Implication</b> | Due to this erratum, software may not achieve its expected processor power allocation.  |

|                   |   |
|-------------------|---|
| <b>Workaround</b> | It is possible for BIOS to contain a workaround for this erratum.                   |
| <b>Status</b>     | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> . |

|                    |   |
|--------------------|---|
| <b>MTL027</b>      | <b>Unexpected System Behavior When Re-Enabling Intel® HT</b>  |
| <b>Problem</b>     | When performing a warm reset as part of enabling of Intel® Hyper-Threading, machine check banks may not be initialized correctly. |
| <b>Implication</b> | Due to this erratum, software that relies on initialized values in machine check banks may not behave as expected.                |
| <b>Workaround</b>  | None identified. Software or BIOS can avoid this erratum by performing cold reset when re-enabling Intel® HT.                     |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .   |

|                    |   |
|--------------------|---|
| <b>MTL028</b>      | <b>A Write to The TSC_Deadline MSR May Cause an Unexpected Timer Interrupt</b>  |
| <b>Problem</b>     | Under complex micro-architectural conditions, writing a non-zero value to the Time-Stamp Counter (TSC) Deadline counter, IA32-TSC_DEADLINE MSR (6E0h), may cause timer interrupt following the write. |
| <b>Implication</b> | Due to this erratum, a unexpected timer interrupt may be signaled.  |
| <b>Workaround</b>  | None identified.  |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .   |

|                    |  |
|--------------------|--|
| <b>MTL029</b>      | <b>Processor Trace May Generate PSB Packets Too Infrequently</b>   |
| <b>Problem</b>     | A Packet Stream Boundary (PSB) packet should be generated for every PSBFreq number of trace output bytes. Due to this erratum, PSB packets may be generated only after as many as four times that number of output bytes have been generated.  |
| <b>Implication</b> | Due to this erratum, trace decoder software may see fewer PSB packets than expected. This may lead to the trace decoder software needing to search further to find a starting point to decode or, when used in circular mode, being unable to decode the trace due to lacking any PSB packets. |
| <b>Workaround</b>  | None identified. Software can request more frequent PSB packets by programming PSBFreq (bits[27:24]) of IA32_RTIT_CTL MSR (570H) to a value 1/4 of the desired value.  |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .  |

|                    |  |
|--------------------|--|
| <b>MTL030</b>      | <b>Processor Trace May Not Generate a CYC Packet Before MODE.EXEC Packets</b>  |
| <b>Problem</b>     | When a Processor Trace MODE.EXEC packet is generated due to a change in RFLAGS.IF (interrupt flag) or the CS.L or CS.D bits, the processor may not generate a CYC packet before generating the MODE.EXEC packet. |
| <b>Implication</b> | Due to this erratum, trace decoder software may not be able to precisely determine when mode changes that involve changing the interrupt flag or the application's default operand size happened.                |
| <b>Workaround</b>  | None identified.   |

|               |   |
|---------------|---|
| <b>Status</b> | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> . |
|---------------|---|

|                    |  |
|--------------------|--|
| <b>MTL031</b>      | <b>Unsynchronized Cross-Modifying Code Operations Can Cause Unexpected Instruction Execution Results</b>   |
| <b>Problem</b>     | The act of one processor or system bus master writing data into a currently executing code segment of a second processor with the intent of having the second processor execute that data as code is called cross-modifying code (XMC). XMC that does not force the second processor to execute a synchronizing instruction prior to execution of the new code is called unsynchronized XMC. Software using unsynchronized XMC to modify the instruction byte stream of a processor can see unexpected or unpredictable execution behavior from the processor that is executing the modified code. |
| <b>Implication</b> | In this case the phrase "unexpected or unpredictable execution behavior" encompasses the generation of most of the exceptions listed in the Intel Architecture Software Developer's Manual Volume 3: System Programming Guide including a General Protection Fault (GPF) or other unexpected behaviors. In the event that unpredictable execution causes a GPF the application executing the unsynchronized XMC operation would be terminated by the operating system.   |
| <b>Workaround</b>  | In order to avoid this erratum programmers should use the XMC synchronization algorithm as detailed in the Intel Architecture Software Developer's Manual Volume 3: System Programming Guide Section: Handling Self- and Cross-Modifying Code.   |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .  |

|                |  |
|----------------|--|
| <b>MTL032</b>  | <b>Platform May Perform a Cold Reset Rather Than a Warm Reset</b>  |
| <b>Problem</b> | Under complex microarchitectural conditions, if a warm reset event occurs when an Address Translation invalidation transaction is in progress, the processor may perform a cold reset. |



|                    |  |
|--------------------|--|
| <b>Implication</b> | Due to this erratum, the platform may perform a cold reset, rather than a warm reset. Intel has only observed this behavior in a synthetic test environment. |
| <b>Workaround</b>  | None identified.   |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .  |

|                    |  |
|--------------------|--|
| <b>MTL033</b>      | <b>Disabling The APIC While an Interrupt is Being Delivered May Cause a System Hang</b>  |
| <b>Problem</b>     | If software disables the APIC by clearing APIC global enable flag (bit 11) in IA32_APIC_BASE (MSR 1Bh) while an interrupt is being delivered, the system may hang with a machine check exception reported in IA32_MCI_STATUS, with MCACOD (bits [15:0]) value of 0400H, and MSCOD (bits [31:16]) value of 0080H. |
| <b>Implication</b> | Due to this erratum, the system may hang. Intel has not observed this erratum in any commercial available software.  |
| <b>Workaround</b>  | None identified.   |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .  |

|                |   |
|----------------|---|
| <b>MTL034</b>  | <b>Guaranteed Bandwidth Requirement For Isochronous I/O Devices May be Violated</b>   |
| <b>Problem</b> | Longer exit C-State latency associated with SVID slew rate Fast/8 is not accounted for when handling Latency Tolerance Reporting (LTR) thresholds for processor Die/Pkg C-States. |

|                    |  |
|--------------------|--|
| <b>Implication</b> | Due to this erratum, the guaranteed bandwidth requirement for isochronous I/O devices may be violated. |
| <b>Workaround</b>  | It may be possible for the BIOS to contain a mitigation for this erratum.                              |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .                    |

|                    |  |
|--------------------|--|
| <b>MTL035</b>      | <b>Split Load May Return Incorrect Data</b>  |
| <b>Problem</b>     | Under complex microarchitectural conditions, a cache line split load may return incorrect data.  |
| <b>Implication</b> | Due to this erratum, split loads may return incorrect data, which may lead to unpredictable system behavior. Intel has only observed this erratum in a synthetic test environment. |
| <b>Workaround</b>  | It may be possible for BIOS to contain a workaround for this erratum.  |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .  |

|                    |  |
|--------------------|--|
| <b>MTL036</b>      | <b>Locked Operations May Hang</b>  |
| <b>Problem</b>     | Under complex microarchitectural conditions, a locked operation, including instructions that use the LOCK prefix, may hang the system.   |
| <b>Implication</b> | The processor may hang with a Internal Timeout Error Machine Check exception (IA32_MCI_STATUS.MCACOD = 0400h). Intel has only observed this erratum in a synthetic test environment. |
| <b>Workaround</b>  | It may be possible for BIOS to contain a workaround for this erratum.  |

|               |   |
|---------------|---|
| <b>Status</b> | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> . |
|---------------|---|

|                    |  |
|--------------------|--|
| <b>MTL037</b>      | <b>RC6 Exit May Cause a System Hang</b>  |
| <b>Problem</b>     | During boot, the initial RC6 exit may cause a system hang.   |
| <b>Implication</b> | Due to this erratum, the processor may hang with a machine check exception with IA32_MCi_STATUS.MSCOD=0x0096 and IA32_MCi_STATUS.MCACOD=0402h. |
| <b>Workaround</b>  | It is possible for the BIOS to contain a workaround for this erratum.  |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .  |

|                    |   |
|--------------------|---|
| <b>MTL038</b>      | <b>E-core May Generate Speculative Requests Beyond 4k Boundary During Short String Operations</b>   |
| <b>Problem</b>     | During short string operations, it is possible for the E-core to speculatively access addresses beyond the current 4K page boundary, including pages that may be mapped as UnCachable (UC). |
| <b>Implication</b> | Due to this erratum, it is possible to speculatively access MMIO space, which may lead to unpredictable system behavior, including IO device malfunction.                                   |
| <b>Workaround</b>  | It is possible for BIOS to contain a workaround for this erratum.   |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .   |

|                    |  |
|--------------------|--|
| <b>MTL039</b>      | <b>Processor May Provide Insufficient System Agent Voltage</b>   |
| <b>Problem</b>     | When operating at maximum bandwidth and lowest latency memory conditions (e.g., when SAGV is configured in a Gear 2 mode), the processor may not provide the necessary voltage to the System Agent devices supplied by the VccSA voltage rail. |
| <b>Implication</b> | Due to this erratum, System Agent devices supplied by the VccSA rail may be operate at insufficient voltage, which may lead to unpredictable system behavior.  |
| <b>Workaround</b>  | None identified. It is possible for BIOS to contain a mitigation for this erratum.   |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .  |

|                    |   |
|--------------------|---|
| <b>MTL040</b>      | <b>Lower Than Expected VCCSA and VCCGT Voltage</b>                                  |
| <b>Problem</b>     | The processor may incorrectly limit the VCCSA and VCCGT rail voltage.               |
| <b>Implication</b> | Due to this erratum, the system may exhibit unpredictable behavior.                 |
| <b>Workaround</b>  | It may be possible for the BIOS to contain a workaround for this erratum.           |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> . |

|               |  |
|---------------|--|
| <b>MTL041</b> | <b>Audio Distortions May Occur When Using Audio APOs</b> |
|---------------|--|

|                    |  |
|--------------------|--|
| <b>Problem</b>     | The processor may not meet package Cstate exit latency requirements when processing offline Audio Processing Objects (APOs). |
| <b>Implication</b> | Due to this erratum, intermediate audio distortions may occur.   |
| <b>Workaround</b>  | It may be possible for the BIOS to contain a workaround for this erratum.  |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .  |

|                    |  |
|--------------------|--|
| <b>MTL042</b>      | <b>RC6 Exit May Cause Machine Check Exception System Hang</b>  |
| <b>Problem</b>     | RC6 exit request may not complete when processor is in Package C-state C0.   |
| <b>Implication</b> | Due to this erratum, the processor may hang with a GPSB_MESSAGE_CHANNEL_TIMEOUT machine check exception (MCACOD=0414h, MSCOD=0080h). |
| <b>Workaround</b>  | It may be possible for the BIOS to contain a workaround for this erratum.  |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .  |

|                |   |
|----------------|---|
| <b>MTL043</b>  | <b>Debug Exceptions May Be Lost or Misreported When MOV SS or POP SS Instruction is Not Followed By a Write to SP</b>   |
| <b>Problem</b> | If a MOV SS or POP SS instruction generated a debug exception, and is not followed by an explicit write to the stack pointer (SP), the processor may fail to deliver the debug exception or, if it does, the DR6 register contents may not correctly reflect the causes of the debug exception. |

|                    |   |
|--------------------|---|
| <b>Implication</b> | Debugging software may fail to operate properly if a debug exception is lost or does not report complete information. Intel has not observed this erratum with any commercially available software. |
| <b>Workaround</b>  | Software should explicitly write to the stack pointer immediately after executing MOV SS or POP SS.   |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .   |

|                    |   |
|--------------------|---|
| <b>MTL044</b>      | <b>Processor May Generate Malformed TLP</b>   |
| <b>Problem</b>     | If the processor root port receives an FetchAdd, Swap, or CAS TLP (an atomic operation) that is erroneous, it should generate a UR completion to the downstream requestor. If the TLP has an operand size greater than 4 bytes, the generated UR completion will report an operand size of 4 bytes, which will be interpreted as a malformed transaction. |
| <b>Implication</b> | When this erratum occurs, the processor may respond with a malformed transaction.   |
| <b>Workaround</b>  | None identified.  |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .   |

|                |   |
|----------------|---|
| <b>MTL045</b>  | <b>Intel PT Trace May Contain Incorrect Data When Configured With Single Range Output Larger Than 4KB</b>   |
| <b>Problem</b> | Under complex micro-architectural conditions, when using Intel(r) Processor Trace (PT) with single range output larger than 4KB, disabling PT and then enabling PT using the TraceEn bit in IA32_RTIT_CTL MSR (MSR 570h, bit 0) may cause incorrect output values to be recorded. |

|                    |   |
|--------------------|---|
| <b>Implication</b> | Due to this erratum, a PT trace may contain incorrect values.                             |
| <b>Workaround</b>  | None identified. Software should avoid using PT with single range output larger than 4KB. |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .       |

|                    |   |
|--------------------|---|
| <b>MTL046</b>      | <b>Setting MISC_FEATURE_CONTROL.DISABLE_THREE_STRIKE_CNT Does Not Prevent The Three-strike Counter From Incrementing</b>  |
| <b>Problem</b>     | Setting MISC_FEATURE_CONTROL.DISABLE_THREE_STRIKE_CNT (bit 11 in MSR 1A4h) does not prevent the three-strike counter from incrementing as documented; instead, it only prevents the signaling of the three-strike event once the counter has expired. |
| <b>Implication</b> | Due to this erratum, software may be able to see the three-strike logged in the MC3_STATUS (MSR 40Dh, MCACOD = 400h [bits 15:0]) even when MISC_FEATURE_CONTROL.DISABLE_THREE_STRIKE_CNT is set.  |
| <b>Workaround</b>  | None identified.  |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .   |

|                |  |
|----------------|--|
| <b>MTL047</b>  | <b>VM Exit Qualification May Not be Correctly Set on APIC Access While Serving a User Interrupt</b>  |
| <b>Problem</b> | A VM Exit that occurs while the processor is serving a user interrupt in non-root mode should set the “asynchronous to instruction execution” bit in the Exit Qualification field in the Virtual Machine Control Structure (bit 16). However, if a VM Exit occurs during processing a user interrupt due to an APIC access, the bit will not be set. |

|                    |  |
|--------------------|--|
| <b>Implication</b> | Due to this erratum, the “asynchronous to instruction execution” bit will not be set if an APIC Access VM Exit occurs while the processor is serving a user interrupt. Intel has not observed this erratum with any commercially available software. |
| <b>Workaround</b>  | None identified.   |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .  |

|                    |  |
|--------------------|--|
| <b>MTL048</b>      | <b>Processor May Encrypt TME Exclude Range if Mapped to Remap Range</b>  |
| <b>Problem</b>     | The processor accesses to TME exclude range may be encrypted but not decrypted if mapped to remap range.                   |
| <b>Implication</b> | Due to this erratum, the processor exclude range it will be encrypted but will but not decrypted if mapped to remap range. |
| <b>Workaround</b>  | It may be possible for BIOS to workaround this erratum.  |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .  |

|                    |   |
|--------------------|---|
| <b>MTL049</b>      | <b>WRMSR to a Few Core MSRs Might be Overwritten</b>  |
| <b>Problem</b>     | If any thread is in thread C6 while another thread is updating one of the following MSRs, a subsequent transition from single thread operation to multi-thread operation or vice versa might cause that MSR to revert to its previous value. The affected MSRs are: MEMORY_CONTROL (MSR 33h bit 28), QUIESCE_CTL1 (MSR 50h) and QUIESCE_CTL2 (MSR 51h). |
| <b>Implication</b> | Due to this erratum, the values of the above MSRs may be incorrect. Intel has not observed any functional impact due to this erratum.   |



|                   |  |
|-------------------|--|
| <b>Workaround</b> | None identified. Software must ensure that the other thread is not in TC6 when writing this MSR. |
| <b>Status</b>     | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .              |

|                    |  |
|--------------------|--|
| <b>MTL050</b>      | <b>Single Step on Branches Might be Missed When VMM Enables Notification On VM Exit</b>  |
| <b>Problem</b>     | Under complex micro-architectural conditions, single step on branches (IA32_DEBUGCTMSR (Offset 1D9h, bit [1]) and also TF flag in EFLAGS register is set) in guest might be missed when VMM enables notification on VM Exit (IA32_VMX_PROCBASED_CTLS2 MSR, Offset 48Bh, bit [31]) while the dirty access bit is not set for the code page (bit [6] in paging-structure entry). |
| <b>Implication</b> | When single step is enabled under the above condition, some single step branches will be missed. Intel has only observed this erratum in a synthetic test environment.   |
| <b>Workaround</b>  | None identified.   |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .  |

|                    |  |
|--------------------|--|
| <b>MTL051</b>      | <b>USB 3.2 Device May Not Function as Expected With TC10 Enabled</b>   |
| <b>Problem</b>     | When TC10 is enabled, a USB 3.2 device connected to USB Type-C port directly without retimer may not function as expected. |
| <b>Implication</b> | Due to this erratum, a USB 3.2 device may not function as expected.  |
| <b>Workaround</b>  | None identified. It may be possible for the BIOS to contain a mitigation for this erratum.                                 |

|               |   |
|---------------|---|
| <b>Status</b> | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> . |
|---------------|---|

|                    |  |
|--------------------|--|
| <b>MTL052</b>      | <b>PCONFIG Error Reporting May be Incorrect</b>  |
| <b>Problem</b>     | If invalid parameters are provided, the PCONFIG instruction should generate a #GP exception. Due to this erratum, the processor may instead set a ZF flag, with EAX reporting failure reasons. |
| <b>Implication</b> | Due to this erratum, incorrectly configured PCONFIG usage may lead to unexpected error reporting.  |
| <b>Workaround</b>  | None identified.   |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .  |

|                    |   |
|--------------------|---|
| <b>MTL053</b>      | <b>DP Monitor May Not Operate After S4/S5 Resume</b>  |
| <b>Problem</b>     | When switching a USB Type-C Display Port (DP) monitor connection between Alt Mode and MFD in S4/S5, the monitor may not be enumerated when resuming from S4/S5. |
| <b>Implication</b> | Due to this erratum, a DP Monitor may not operate when resuming from S4/S5 and may require a hot plug to recover.   |
| <b>Workaround</b>  | None identified.  |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .   |

|                    |  |
|--------------------|--|
| <b>MTL054</b>      | <b>Remapping Hardware May Abort ZLR to Second-Stage Write Only Pages</b>   |
| <b>Problem</b>     | Remapping hardware will report non-recoverable VT-d fault and cause the Zero-Length-Read (ZLR) to be aborted, If a ZLR encounters read-only page in first-stage tables and write-only page in second-stage tables. |
| <b>Implication</b> | Due to this erratum, device may observe an unexpected abort on a ZLR and a VT-d fault may be indicated. Intel has not observed this erratum with any commercially available software.                              |
| <b>Workaround</b>  | None identified. System software should not create write only pages in second-stage page tables.   |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .  |

|                    |  |
|--------------------|--|
| <b>MTL055</b>      | <b>xHCI Out of Order ACK Due to LCRD1</b>  |
| <b>Problem</b>     | A delay in the availability of LCRD1 (Link Credit 1) from a USB 3.2 hub, with two or more downstream USB 3.2 bulk endpoint devices engaged in SuperSpeedPlus concurrent transfers, may lead to the connected xHCI controller sending the ACK and Status of a transfer packet out of order. |
| <b>Implication</b> | Due to this erratum, a USB 3.2 bulk endpoint device may not respond to subsequent transfers. It may be possible for a device driver to recover the USB 3.2 device.   |
| <b>Workaround</b>  | None identified.   |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .  |

| MTL056             | Non-Responsive USB Port After Disconnecting Full-speed Device  |
|--------------------|--|
| <b>Problem</b>     | Disconnecting a USB full-speed device from the USB port while the xHCI controller is in the process of sending the Start of Frame may cause the USB 2.0 functionality to become unresponsive for that specific port. |
| <b>Implication</b> | Due to this erratum, USB 2.0 devices may not be recognized on the USB port until a host controller reset occurs. Intel has only observed this behavior in a synthetic test environment.                              |
| <b>Workaround</b>  | None identified.   |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .  |

|        |                                |
|--------|--------------------------------|
| MTL057 | N/A. Erratum has been removed. |
|--------|--------------------------------|

| MTL058             | Display Artifacts With YUV420 Format  |
|--------------------|---|
| <b>Problem</b>     | While in DP2.1 UHBR mode and using the YUV420 format with scaling, displays with a resolution higher than 5K @ 60Hz may show display artifacts. |
| <b>Implication</b> | Due to this erratum, display artifacts may be seen.   |
| <b>Workaround</b>  | None identified.  |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .   |

|                    |   |
|--------------------|---|
| <b>MTL059</b>      | <b>SPI0 Dual IO Mode With SPI0_IO2 And SPI0_IO3 Connected to SPI Device</b>   |
| <b>Problem</b>     | On systems with dual IO mode enabled, SPI0_IO2 and SPI0_IO3 may momentarily drive low before these signals are pulled high by internal resistors during boot from the G3 state. |
| <b>Implication</b> | Due to this erratum, unexpected system behavior may occur on systems when SPI0_IO2 and SPI0_IO3 signals are connected to an SPI device.   |
| <b>Workaround</b>  | None identified. To mitigate this erratum, do not connect SPI0_IO2 and SPI0_IO3 to an SPI device in SPI0 dual IO mode enabled systems.  |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .   |

|                    |  |
|--------------------|--|
| <b>MTL060</b>      | <b>Locked Page Split Access May Not be Detected by UC-lock Disable if Split-lock Disable is Not Used</b>   |
| <b>Problem</b>     | The UC-lock disable feature (MSR_MEMORY_CTRL bit [28] (MSR 33h)) may not cause a fault (#AC(4)) for a page split lock that accesses a page with non-WB memory type if the split lock disable (MSR_MEMORY_CTRL bit [29]) is not set.  |
| <b>Implication</b> | Due to this erratum, system software may not be able to fully prevent bus locks due to locks to non-WB memory unless they use the split-lock disable feature to prevent bus locks due to splits. Intel has not observed this erratum with any commercially available software. |
| <b>Workaround</b>  | None identified. Software using the UC-lock disable feature should also enable the split lock disable feature.   |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .  |

|                    |  |
|--------------------|--|
| <b>MTL061</b>      | <b>Non Canonical Fault May be Signaled on Access That Wraps Address Space When LAM is Enabled</b>  |
| <b>Problem</b>     | When Linear Address Masking (LAM) is enabled, a non-canonical fault may be signaled if there is an access which splits the 64-bit linear address space (and thus touches both linear address FFFF_FFFF_FFFF_FFFFh and 0h). |
| <b>Implication</b> | Due to this erratum, software may receive an unexpected exception on such accesses. Intel has not observed this erratum with any commercially available software.  |
| <b>Workaround</b>  | None identified.   |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .  |

|                    |   |
|--------------------|---|
| <b>MTL062</b>      | <b>VM Exit Following MOV to CR8 Instruction May Lead to Unexpected IDT Vectoring-Information</b>  |
| <b>Problem</b>     | Under certain conditions, a VM exit following execution of the MOV to CR8 instruction may unexpectedly result in setting the Valid bit (bit 31) of the IDT-Vectoring Information Field in the Virtual Machine Control Structure (VMCS). |
| <b>Implication</b> | Depending on the operation of the virtual-machine monitor (VMM), this may result in unexpected VM behavior.   |
| <b>Workaround</b>  | It may be possible for the BIOS to contain a workaround for this erratum.   |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .   |

| MTL063             | Cache Level Wrongly Reported in Machine Check Banks  |
|--------------------|--|
| <b>Problem</b>     | When reporting a machine check in the module level caches (IA32_MC1_STATUS, MSR 405H), a Compound Error Code of type Cache Hierarchy Error will be reported with a Level (LL) Sub-field of 0b10[L2] instead of 0b01[L1]. |
| <b>Implication</b> | Due to this erratum, system software relying on this data, may wrongly categorize the cache level in which the error was reported. The severity of the error will be reported accurately.                                |
| <b>Workaround</b>  | None identified.   |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .  |

| MTL064             | Processor May Not Enter Package State C3 or Deeper   |
|--------------------|--|
| <b>Problem</b>     | During PCIe device L0 exit, PCIe Latency Tolerance Reporting (LTR) may not update correctly, resulting in the processor not entering Package State C3 or deeper. |
| <b>Implication</b> | Due to this erratum, higher than expected power consumption may occur.   |
| <b>Workaround</b>  | It may be possible for BIOS to contain a workaround for this erratum.  |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .  |

|                    |   |
|--------------------|---|
| <b>MTL065</b>      | <b>Higher Than Expected Power Consumption With VR Slow Slew Rate Enabled</b>  |
| <b>Problem</b>     | On a system with acoustic noise mitigation Voltage Regulator (VR) Slow Slew Rate (SSR) enabled, the latency values may not be correctly calibrated.                   |
| <b>Implication</b> | Due to this erratum , the system may experience lower than expected Deepest Run-time Idle Platform State (DRIPS) leading to a higher than expected power consumption. |
| <b>Workaround</b>  | It may be possible for the BIOS to contain a workaround for this erratum.   |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .   |

|                    |  |
|--------------------|--|
| <b>MTL066</b>      | <b>Unpredictable System Behavior May Occur When C6 or Deeper Sleep States Are Used</b>   |
| <b>Problem</b>     | Under complex microarchitectural conditions, a core may encounter incorrect data when other cores in the system are entering Core C6 or deeper sleep states. |
| <b>Implication</b> | When this erratum occurs, unpredictable system behavior may be observed. Intel has only observed this behavior in a synthetic test environment.              |
| <b>Workaround</b>  | It may be possible for the BIOS to contain a workaround for this erratum.  |
| <b>Status</b>      | For the steppings affected, refer to the <a href="#">Summary Table of Changes</a> .  |



## Specification Changes

None.

## Specification Clarification

None.

## Document Change

None.