THC Read PRD Control for the 2nd RXDMA (THC_M_PRT_RPRD_CNTRL_2) – Offset 1208 - 001 - ID:834576 | Intel® 800 Series Chipset Family Platform Controller Hub (PCH), Volume 2

Introduction
CNVi WiFi* PCI Configuration
eSPI PCI Configuration
eSPI PCR
GPIO Commumity 0
GPIO Commumity 1
GPIO Commumity 2
GPIO Commumity 3
GPIO Commumity 4
GPIO Commumity 5
GSPI Additional MMIO
GSPI DMA
GSPI MMIO
GSPI PCI Configuration
I2C Additional MMIO
I2C DMA
I2C MMIO
I3C / I2C / UART / GSPI PCR
I3C Additional MMIO
I3C DMA
I3C MMIO
I3C PCI Configuration
IDE-Redirect (IDE-R) PCI Configuration
Integrated GbE PCI Configuration
Integrated Sensor Hub (ISH) MMIO
Integrated Sensor Hub (ISH) PCI Configuration
Intel(R) Management Engine Interface (MEI) MMIO
Intel(R) Management Engine Interface (MEI) PCI Configuration
Intel® High Definition Audio MMIO
Intel® High Definition Audio PCI Configuration
Intergrated GbE MMIO
Keyboard and Text (KT) PCI Configuration
P2SB PCI Configuration
PCIe* PCI Configuration
PMC I/O Based
PMC MMIO
PMC PCI Configuration
PMC SSRAM PCI Configuration
RTC Index
RTC PCR
SATA ABAR
SATA AIDPBA
- AHCI Index Register (INDEX)
- AHCI Data Register (DATA)
SATA Initialization (SIR) Index
SATA MXPBA
- MSI-X Pending Bit Array QW 0 (MXPQW0_DW0)
- MSI-X Pending Bit Array QW 1 (MXPQW0_DW1)
SATA MXTBA
SATA PCI Configuration
SATA Port 0 ABAR
SATA Port 1 ABAR
SATA Port 2 ABAR
SATA Port 3 ABAR
SATA Port 4 ABAR
SATA Port 5 ABAR
SATA Port 6 ABAR
SATA Port 7 ABAR
SMBus MMIO and I/O
SMBus PCI Configuration
SMBus PCR
SMBus TCO I/O
SPI MMIO
SPI PCI Configuration
THC MMIO Common
- Device Idle Control Register (THC_M_CMN_DEVIDLECTRL)
- THC LTR Control Register (THC_M_CMN_LTR_CTRL)
THC MMIO Port
THC PCI Configuration
UART Additional MMIO
UART DMA
UART MMIO
UART PCI Configuration
USB MMIO
USB PCI Configuration
xDCI MMIO Device
xDCI MMIO Global
xDCI PCI Configuration

THC Read PRD Control for the 2nd RXDMA (THC_M_PRT_RPRD_CNTRL_2) – Offset 1208

Bit Range	Default	Access	Field Name and Description
31:20	0h	RO	Reserved (RSVD_31_20) Reserved.
19:16	0h	RO	Reserved
15:8	0h	RW	Table Entry Count for the 2nd RXDMA (PTEC) The number of PRD entries in each of the PRD tables held in the circular buffer. The PRD Entry Count must be large enough to contain the maximum raw data buffer size for any touch device. A fragmented data buffer could require a PRD entry for every 4KB of host memory allocated. In this case, for a 1MB raw data buffer, 128 PRD entries would be required. 00h: 1 PRD entry for each PRD Table 01h: 2 PRD entries for each PRD Table ... FFh: 256 PRD entries for each PRD Table
7	0h	RO	Reserved (RSVD_7) Reserved.
6:0	0h	RW	CB Depth for the 2nd RXDMA (PCD) This field indicates the number of PRD tables contained in the PRD address space. The filed directly corresponds to the number of raw data buffers used in the iTouch system. The raw data buffers are allocated by the host HID driver running in the OS. 00h: 1 PRD Table 01h: 2 PRD Table ... 7Fh: 128 PRD Tables For Example: iTouch allocates 16 PRD tables. Each PRD table need to address 1MB of address space, requiring 256 entries. 16 PRD Tables * 256 Entries/table * 16B per table == 64KB of PRD entries.

THC Read DMA Control for the 2nd RXDMA (THC_M_PRT_READ_DMA_CNTRL_2)

THC Read PRD Base Address High for the 2nd RXDMA (THC_M_PRT_RPRD_BA_HI_2) THC Read DMA Control for the 2nd RXDMA (THC_M_PRT_READ_DMA_CNTRL_2)

Select Your Language

Using Intel.com Search

Quick Links

Recent Searches

Advanced Search

Only search in

Intel® 800 Series Chipset Family Platform Controller Hub (PCH), Volume 2

THC Read PRD Control for the 2nd RXDMA (THC_M_PRT_RPRD_CNTRL_2) – Offset 1208