Core™ Processors

Datasheet, Volume 1 of 2

ID Date Version Classification
655258 01/11/2022 Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

DRAM Reference Voltage Generation

Read Vref is generated by the memory controller in all technologies. Write Vref is generated by the DRAM in all technologies. Command Vref is generated by the DRAM in LPDDR4x/5.

The memory controller generates VrefCA per DIMM for DDR4. In all cases, it has small step sizes and is trained by MRC.