Core™ Processors

Datasheet, Volume 1 of 2

ID 655258
Date 01/11/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

LPDDR5 Ascending and Descending

LPDDR5 support Ascending / descending that swap CA and CS signals connectivity order.

Ascending Descending
CA6 CA0
CA5 CA1
CA4 CS_​1
CA3 CS_​0
CA2 CA2
CS_​0 CA3
CS_​1 CA4
CA1 CA5
CA0 CA6
Note:

Ascending / descending can be performed in every x16 sub channel.