Core™ Processors

Datasheet, Volume 1 of 2

ID 655258
Date 01/11/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

Memory Controller Power Management

  • Disabling Unused System Memory Outputs
  • DRAM Power Management and Initialization
  • Initialization Role of CKE
  • Conditional Self-Refresh
  • Dynamic Power Down
  • DRAM I/O Power Management
  • DDR Electrical Power Gating (EPG)
  • Power Training

Refer to Integrated Memory Controller (IMC) Power Management for more information