12th Generation Intel® Core™ Processors Datasheet, Volume 1 of 2
Datasheet
ID | Date | Version | Classification |
---|---|---|---|
655258 | 28/10/2021 00:00:00 | Public Content |
A newer version of this document is available. Customers should click here to go to the newest version.
Data Scrambling
The system memory controller incorporates a Data Scrambling feature to minimize the impact of excessive di/dt on the platform system memory VRs due to successive 1s and 0s on the data bus. Past experience has demonstrated that traffic on the data bus is not random and can have energy concentrated at specific spectral harmonics creating high di/dt which is generally limited by data patterns that excite resonance between the package inductance and on die capacitances. As a result, the system memory controller uses a data scrambling feature to create pseudo-random patterns on the system memory data bus to reduce the impact of any excessive di/dt.