13th Generation Intel® Core™ and Intel® Core™ 14th Generation Processors

Datasheet, Volume 1 of 2
Supporting 13th Generation Intel® Core™ Processor for S, H, P, HX, and U Processor Line Platforms, formerly known as Raptor Lake, Intel® Core™ 14th Generation Processor for S, HX, and U Processor Line Platform, formerly known as Raptor Lake Refresh and Intel® Xeon™ E 2400 Processor, formerly known As Raptor Lake–E

ID 743844
Date 03/25/2024
Document Table of Contents
Document Table of Contents
Legal Disclaimer Revision History Introduction Technologies Power Management Thermal Management Memory USB-C* Sub System PCIe* Interface Direct Media Interface and On Package Interface Graphics Display Camera/MIPI Signal Description Electrical Specifications Package Mechanical Specifications CPU And Device IDs
Legal Disclaimer
Revision History
Introduction
Introduction Processor Volatility Statement Package Support Supported Technologies Power Management Support Thermal Management Support Ball-out Information Processor Testability Operating Systems Support Terminology and Special Marks Related Documents
Processor Volatility Statement
Package Support
Supported Technologies
Supported Technologies API Support (Windows*)
API Support (Windows*)
Power Management Support
Power Management Support Processor Core Power Management System Power Management Memory Controller Power Management Processor Graphics Power Management
Processor Core Power Management
System Power Management
Memory Controller Power Management
Processor Graphics Power Management
Thermal Management Support
Ball-out Information
Processor Testability
Operating Systems Support
Terminology and Special Marks
Related Documents
Technologies
Technologies Platform Environmental Control Interface Intel® Virtualization Technology Security Technologies Power and Performance Technologies Intel® Image Processing Unit Debug Technologies Clock Topology Intel Volume Management Device Technology Deprecated Technologies
Platform Environmental Control Interface
Platform Environmental Control Interface PECI Bus Architecture
PECI Bus Architecture
Intel® Virtualization Technology
Intel® Virtualization Technology Intel® VT for Intel® 64 and Intel® Architecture Intel® Virtualization Technology for Directed I/O Intel® APIC Virtualization Technology (Intel® APICv) Hypervisor-Managed Linear Address Translation
Intel® VT for Intel® 64 and Intel® Architecture
Intel® Virtualization Technology for Directed I/O
Intel® APIC Virtualization Technology (Intel® APICv)
Hypervisor-Managed Linear Address Translation
Security Technologies
Security Technologies Intel® Trusted Execution Technology Intel® Advanced Encryption Standard New Instructions Perform Carry-Less Multiplication Quad Word Instruction Intel® Secure Key Execute Disable Bit Boot Guard Technology Intel® Supervisor Mode Execution Protection Intel® Supervisor Mode Access Protection Intel® Secure Hash Algorithm Extensions User Mode Instruction Prevention Read Processor ID Intel® Total Memory Encryption - Multi-Key Intel® Control-flow Enforcement Technology KeyLocker Technology Devil’s Gate Rock
Intel® Trusted Execution Technology
Intel® Advanced Encryption Standard New Instructions
Perform Carry-Less Multiplication Quad Word Instruction
Intel® Secure Key
Execute Disable Bit
Boot Guard Technology
Intel® Supervisor Mode Execution Protection
Intel® Supervisor Mode Access Protection
Intel® Secure Hash Algorithm Extensions
User Mode Instruction Prevention
Read Processor ID
Intel® Total Memory Encryption - Multi-Key
Intel® Control-flow Enforcement Technology
Intel® Control-flow Enforcement Technology Shadow Stack Indirect Branch Tracking
Shadow Stack
Indirect Branch Tracking
KeyLocker Technology
Devil’s Gate Rock
Power and Performance Technologies
Power and Performance Technologies Intel® Smart Cache Technology IA Cores Level 1 and Level 2 Caches Ring Interconnect Intel® Performance Hybrid Architecture Intel® Turbo Boost Max Technology 3.0 Power Aware Interrupt Routing (PAIR) Intel® Hyper-Threading Technology Intel® Turbo Boost Technology 2.0 Enhanced Intel SpeedStep® Technology Intel® Thermal Velocity Boost (Intel® TVB) Intel® Speed Shift Technology Intel® Advanced Vector Extensions 2 (Intel® AVX2) Intel® 64 Architecture x2APIC Intel® Dynamic Tuning Technology Intel® GMM and Neural Network Accelerator Cache Line Write Back Remote Action Request User Mode Wait Instructions Intel® Adaptive Boost Technology
Intel® Smart Cache Technology
IA Cores Level 1 and Level 2 Caches
Ring Interconnect
Intel® Performance Hybrid Architecture
Intel® Turbo Boost Max Technology 3.0
Power Aware Interrupt Routing (PAIR)
Intel® Hyper-Threading Technology
Intel® Turbo Boost Technology 2.0
Intel® Turbo Boost Technology 2.0 Intel® Turbo Boost Technology 2.0 Frequency Intel® Turbo Boost Technology 2.0 Power Control Intel® Turbo Boost Technology 2.0 Power Monitoring
Intel® Turbo Boost Technology 2.0 Frequency
Intel® Turbo Boost Technology 2.0 Power Control
Intel® Turbo Boost Technology 2.0 Power Monitoring
Enhanced Intel SpeedStep® Technology
Intel® Thermal Velocity Boost (Intel® TVB)
Intel® Speed Shift Technology
Intel® Advanced Vector Extensions 2 (Intel® AVX2)
Intel® Advanced Vector Extensions 2 (Intel® AVX2) Intel® AVX2 Vector Neural Network Instructions (AVX2 VNNI)
Intel® AVX2 Vector Neural Network Instructions (AVX2 VNNI)
Intel® 64 Architecture x2APIC
Intel® Dynamic Tuning Technology
Intel® GMM and Neural Network Accelerator
Cache Line Write Back
Remote Action Request
User Mode Wait Instructions
Intel® Adaptive Boost Technology
Intel® Image Processing Unit
Platform Imaging Infrastructure Intel® Image Processing Unit
Platform Imaging Infrastructure
Intel® Image Processing Unit
Debug Technologies
Debug Technologies Intel® Processor Trace Platform CrashLog Telemetry Aggregator
Intel® Processor Trace
Platform CrashLog
Telemetry Aggregator
Clock Topology
Clock Topology Integrated Reference Clock PLL
Integrated Reference Clock PLL
Intel Volume Management Device Technology
Deprecated Technologies
Power Management
Power Management Advanced Configuration and Power Interface (ACPI) States Supported Processor IA Core Power Management Processor AUX Power Management Processor Graphics Power Management System Agent Enhanced Intel SpeedStep® Technology Rest Of Platform (ROP) PMIC PCI Express* Power Management TCSS Power State
Advanced Configuration and Power Interface (ACPI) States Supported
Processor IA Core Power Management
Processor IA Core Power Management OS/HW Controlled P-states Low-Power Idle States Requesting the Low-Power Idle States Processor IA Core C-State Rules Package C-States Package C-States and Display Resolutions
OS/HW Controlled P-states
Enhanced Intel SpeedStep® Technology Intel® Speed Shift Technology
Enhanced Intel SpeedStep® Technology
Intel® Speed Shift Technology
Low-Power Idle States
Requesting the Low-Power Idle States
Processor IA Core C-State Rules
Package C-States
Package C-States and Display Resolutions
Processor AUX Power Management
Processor Graphics Power Management
Processor Graphics Power Management Memory Power Savings Technologies Display Power Savings Technologies Processor Graphics Core Power Savings Technologies
Memory Power Savings Technologies
Display Power Savings Technologies
Processor Graphics Core Power Savings Technologies
System Agent Enhanced Intel SpeedStep® Technology
Rest Of Platform (ROP) PMIC
PCI Express* Power Management
TCSS Power State
Thermal Management
Thermal Management Processor Thermal Management General Notes Processor Line Power and Frequency Specifications Processor Line Thermal and Power Specifications
Processor Thermal Management
Processor Thermal Management Thermal Considerations Assured Power (cTDP) Thermal Management Features Intel® Memory Thermal Management
Thermal Considerations
Thermal Considerations Package Power Control Platform Power Control Turbo Time Parameter (Tau)
Package Power Control
Platform Power Control
Turbo Time Parameter (Tau)
Assured Power (cTDP)
Assured Power (cTDP) Assured Power (cTDP)
Assured Power (cTDP)
Thermal Management Features
Thermal Management Features Adaptive Thermal Monitor Digital Thermal Sensor PROCHOT# Signal PROCHOT Output Only Bi-Directional PROCHOT# PROCHOT Demotion Algorithm Voltage Regulator Protection using PROCHOT# Thermal Solution Design and PROCHOT# Behavior Low-Power States and PROCHOT# Behavior THRMTRIP# Signal Critical Temperature Detection On-Demand Mode MSR Based On-Demand Mode I/O Emulation-Based On-Demand Mode
Adaptive Thermal Monitor
Digital Thermal Sensor
PROCHOT# Signal
PROCHOT Output Only
Bi-Directional PROCHOT#
PROCHOT Demotion Algorithm
Voltage Regulator Protection using PROCHOT#
Thermal Solution Design and PROCHOT# Behavior
Low-Power States and PROCHOT# Behavior
THRMTRIP# Signal
Critical Temperature Detection
On-Demand Mode
MSR Based On-Demand Mode
I/O Emulation-Based On-Demand Mode
Intel® Memory Thermal Management
General Notes
Processor Line Power and Frequency Specifications
Processor Line Thermal and Power Specifications
Memory
Memory System Memory Interface Integrated Memory Controller (IMC) Power Management
System Memory Interface
System Memory Interface Processor SKU Support Matrix Supported Memory Modules and Devices System Memory Timing Support Memory Controller (MC) Memory Controller Power Gate System Memory Controller Organization Mode (DDR4/5 Only) System Memory Frequency Technology Enhancements of Intel® FMA Data Scrambling ECC H-Matrix Syndrome Codes Data Swapping LPDDR5/x Ascending and Descending LPDDR4x CMD Mirroring DDR I/O Interleaving DRAM Clock Generation DRAM Reference Voltage Generation Data Swizzling Error Correction With Standard RAM Post Package Repair Refresh Management (RFM)
Processor SKU Support Matrix
Supported Memory Modules and Devices
System Memory Timing Support
System Memory Timing Support System Memory Timing Support SAGV Points DDR Frequency Shifting
System Memory Timing Support
SAGV Points
DDR Frequency Shifting
Memory Controller (MC)
Memory Controller Power Gate
System Memory Controller Organization Mode (DDR4/5 Only)
System Memory Frequency
Technology Enhancements of Intel® FMA
Data Scrambling
ECC H-Matrix Syndrome Codes
Data Swapping
LPDDR5/x Ascending and Descending
LPDDR4x CMD Mirroring
DDR I/O Interleaving
DRAM Clock Generation
DRAM Reference Voltage Generation
Data Swizzling
Error Correction With Standard RAM
Post Package Repair
Refresh Management (RFM)
Integrated Memory Controller (IMC) Power Management
Integrated Memory Controller (IMC) Power Management Disabling Unused System Memory Outputs DRAM Power Management and Initialization DDR Electrical Power Gating Power Training
Disabling Unused System Memory Outputs
DRAM Power Management and Initialization
DRAM Power Management and Initialization Initialization Role of CKE Conditional Self-Refresh Dynamic Power-Down DRAM I/O Power Management
Initialization Role of CKE
Conditional Self-Refresh
Dynamic Power-Down
DRAM I/O Power Management
DDR Electrical Power Gating
Power Training
USB-C* Sub System
USB-C* Sub System General Capabilities USB* 4 Router USB-C Sub-system xHCI/xDCI Controllers USB-C Sub-System Display Interface
General Capabilities
USB* 4 Router
USB* 4 Router USB 4 Host Router Implementation Capabilities
USB 4 Host Router Implementation Capabilities
USB-C Sub-system xHCI/xDCI Controllers
USB-C Sub-system xHCI/xDCI Controllers USB 3 Controllers USB-C Sub-System PCIe Interface
USB 3 Controllers
USB-C Sub-System PCIe Interface
USB-C Sub-System Display Interface
PCIe* Interface
PCIe* Interface Processor PCI Express* Interface
Processor PCI Express* Interface
Processor PCI Express* Interface PCI Express* Support PCI Express* Architecture PCI Express* Configuration Mechanism PCI Express* Equalization Methodology PCI Express* Hot Plug
PCI Express* Support
PCI Express* Architecture
PCI Express* Configuration Mechanism
PCI Express* Equalization Methodology
PCI Express* Hot Plug
Direct Media Interface and On Package Interface
Direct Media Interface (DMI) On Package Interface (OPI)
Direct Media Interface (DMI)
Direct Media Interface (DMI) DMI Error Flow DMI Link Down
DMI Error Flow
DMI Link Down
On Package Interface (OPI)
OPI Support Functional Description
OPI Support
Functional Description
Graphics
Graphics Processor Graphics
Processor Graphics
Processor Graphics Media Support (Intel® QuickSync and Clear Video Technology HD) Platform Graphics Hardware Feature
Media Support (Intel® QuickSync and Clear Video Technology HD)
Media Support (Intel® QuickSync and Clear Video Technology HD) Hardware Accelerated Video Decode Hardware Accelerated Video Encode Hardware Accelerated Video Processing Hardware Accelerated Transcoding
Hardware Accelerated Video Decode
Hardware Accelerated Video Encode
Hardware Accelerated Video Processing
Hardware Accelerated Transcoding
Platform Graphics Hardware Feature
Platform Graphics Hardware Feature Hybrid Graphics
Hybrid Graphics
Display
Display Display Technologies Support Display Configuration Display Features
Display Technologies Support
Display Configuration
Display Features
Display Features General Capabilities Multiple Display Configurations High-bandwidth Digital Content Protection (HDCP) DisplayPort* High-Definition Multimedia Interface (HDMI*) embedded DisplayPort* (eDP*) MIPI* DSI Integrated Audio
General Capabilities
Multiple Display Configurations
High-bandwidth Digital Content Protection (HDCP)
DisplayPort*
DisplayPort* Multi-Stream Transport (MST)
Multi-Stream Transport (MST)
High-Definition Multimedia Interface (HDMI*)
embedded DisplayPort* (eDP*)
MIPI* DSI
Integrated Audio
Camera/MIPI
Camera/MIPI Camera Pipe Support MIPI* CSI-2 Camera Interconnect
Camera Pipe Support
MIPI* CSI-2 Camera Interconnect
MIPI* CSI-2 Camera Interconnect Camera Control Logic Camera Modules CSI-2 Lane Configurations
Camera Control Logic
Camera Modules
CSI-2 Lane Configurations
Signal Description
Signal Description System Memory Interface PCI Express* Graphics (PEG) Signals Direct Media Interface (DMI) Signals Reset and Miscellaneous Signals Display Interfaces USB Type-C Signals MIPI CSI 2 Interface Signals Processor Clocking Signals Testability and Monitoring Signals Error and Thermal Protection Signals Processor Power Rails Ground and Reserved Signals Processor Internal Pull-Up / Pull- Down on Package
System Memory Interface
System Memory Interface DDR4 Memory Interface LP4x-LP5 Memory Interface DDR5 Memory Interface
DDR4 Memory Interface
LP4x-LP5 Memory Interface
DDR5 Memory Interface
PCI Express* Graphics (PEG) Signals
Direct Media Interface (DMI) Signals
Reset and Miscellaneous Signals
Display Interfaces
Display Interfaces Digital Display Interface (DDI) Signals Digital Display Audio Signals
Digital Display Interface (DDI) Signals
Digital Display Audio Signals
USB Type-C Signals
MIPI CSI 2 Interface Signals
Processor Clocking Signals
Testability and Monitoring Signals
Error and Thermal Protection Signals
Processor Power Rails
Ground and Reserved Signals
Processor Internal Pull-Up / Pull- Down on Package
Electrical Specifications
Electrical Specifications Power Delivery DC Specifications
Power Delivery
Power Delivery Power and Ground Pins Digital Linear Voltage Regulator (DLVR) VCC Voltage Identification (VID) Fast V-Mode Current Excursion Protection (CEP)
Power and Ground Pins
Digital Linear Voltage Regulator (DLVR)
VCC Voltage Identification (VID)
Fast V-Mode
Current Excursion Protection (CEP)
DC Specifications
DC Specifications Processor Power Rails DC Specifications Processor Interfaces DC Specifications
Processor Power Rails DC Specifications
Processor Power Rails DC Specifications VCCCORE DC Specifications VccGT DC Specifications VDD2 DC Specifications Vcc1P05_PROC DC Specifications Vcc1P8_PROC DC Specifications
VCCCORE DC Specifications
VccGT DC Specifications
VDD2 DC Specifications
Vcc1P05_PROC DC Specifications
Vcc1P8_PROC DC Specifications
Processor Interfaces DC Specifications
Processor Interfaces DC Specifications DDR4 DC Specifications DDR5 DC Specifications LPDDR4x DC Specification LPDDR5/x DC Specification PCIe* DC and Timing Specifications PCI Express* Graphics (PEG) Group DC Specifications Digital Display Interface (DDI) DC Specifications CMOS DC Specifications GTL and OD DC Specification PECI DC Characteristics
DDR4 DC Specifications
DDR5 DC Specifications
LPDDR4x DC Specification
LPDDR5/x DC Specification
PCIe* DC and Timing Specifications
PCI Express* Graphics (PEG) Group DC Specifications
Digital Display Interface (DDI) DC Specifications
CMOS DC Specifications
GTL and OD DC Specification
PECI DC Characteristics
Package Mechanical Specifications
Package Mechanical Specifications Package Mechanical Attributes Package Storage Specifications
Package Mechanical Attributes
Package Storage Specifications
CPU And Device IDs
CPU And Device IDs CPUID PCI Configuration Header Device IDs
CPUID
PCI Configuration Header
Device IDs
Legal Disclaimer
Revision History
Introduction
Technologies
Power Management
Thermal Management
Memory
USB-C* Sub System
PCIe* Interface
Direct Media Interface and On Package Interface
Graphics
Display
Camera/MIPI
Signal Description
Electrical Specifications
Package Mechanical Specifications
CPU And Device IDs

Processor Line Thermal and Power Specifications

Package Turbo Specifications (S/HX/S Refresh/HX Refresh-Processor Lines)

Segment and Package

Processor IA Cores, Graphics, Configuration and Processor Base Power (a.k.a TDP)

Parameter

Minimum

Recommended

Value

Tau MSR

Max

Value

Units

Notes

S-Processor Line LGA

8P+16E Core 150W

Power Limit 1 Time (PL1 Tau)

0.1

56

448

S

3,4,5,6,7,8,13,15,16 ,17

Power Limit 1 (PL1)

N/A

253

N/A

W

Power Limit 2 (PL2)

N/A

253

N/A

W

S-Processor Line LGA

8P+16E Core 150W

Extreme Config

Power Limit 1 Time (PL1 Tau)

0.1

56

448

S

3,4,5,6,7,8,13,15,16 ,17

Power Limit 1 (PL1)

N/A

320

N/A

W

Power Limit 2 (PL2)

N/A

320

N/A

W

S-Processor Line LGA

8P+16E Core 125W

Power Limit 1 Time (PL1 Tau)

0.1

56

448

S

3,4,5,6,7,8,13,15,16 ,17

Power Limit 1 (PL1)

N/A

125

N/A

W

Power Limit 2 (PL2)

N/A

253

N/A

W

8P+16E Core 125W

Extreme Config

Power Limit 1 Time (PL1 Tau)

0.1

56

448

S

3,4,5,6,7,8,13,15,16 ,17

Power Limit 1 (PL1)

N/A

253

N/A

W

Power Limit 2 (PL2)

N/A

253

N/A

W

8P+8E Core 125W

Power Limit 1 Time (PL1 Tau)

0.1

56

448

S

3,4,5,6,7,8,13,15,16

Power Limit 1 (PL1)

N/A

125

N/A

W

Power Limit 2 (PL2)

N/A

253

N/A

W

6P+8E Core 125W

Power Limit 1 Time (PL1 Tau)

0.1

56

448

S

3,4,5,6,7,8,13,15,16

Power Limit 1 (PL1)

N/A

125

N/A

W

Power Limit 2 (PL2)

N/A

181

N/A

W

S-Processor Line LGA

8P+16E Core 65W

Power Limit 1 Time (PL1 Tau)

0.1

28

448

S

3,4,5,6,7,8,13,15,16

Power Limit 1 (PL1)

N/A

65

N/A

W

Power Limit 2 (PL2)

N/A

219

N/A

W

8P+8E Core 65W

Power Limit 1 Time (PL1 Tau)

0.1

28

448

S

3,4,5,6,7,8,13,15,16

Power Limit 1 (PL1)

N/A

65

N/A

W

Power Limit 2 (PL2)

N/A

219

N/A

W

6P+8E Core 65W

Power Limit 1 Time (PL1 Tau)

0.1

28

448

S

3,4,5,6,7,8,13,15,16

Power Limit 1 (PL1)

N/A

65

N/A

W

Power Limit 2 (PL2)

N/A

154

N/A

W

6P+4E Core 65W

Power Limit 1 Time (PL1 Tau)

0.1

28

448

S

3,4,5,6,7,8,13,15,16

Power Limit 1 (PL1)

N/A

65

N/A

W

Power Limit 2 (PL2)

N/A

148

N/A

W

6P+0E Core 65W

Power Limit 1 Time (PL1 Tau)

0.1

28

448

S

3,4,5,6,7,8,13,15,16

Power Limit 1 (PL1)

N/A

65

N/A

W

Power Limit 2 (PL2)

N/A

117

N/A

W

4P+0E Core 60W

Power Limit 1 Time (PL1 Tau)

0.1

28

448

S

3,4,5,6,7,8,13,15,16

Power Limit 1 (PL1)

N/A

60

N/A

W

Power Limit 2 (PL2)

N/A

110

N/A

W

4P+0E Core 58W

Power Limit 1 Time (PL1 Tau)

0.1

28

448

S

3,4,5,6,7,8,13,15,16

Power Limit 1 (PL1)

N/A

58

N/A

W

Power Limit 2 (PL2)

N/A

110

N/A

W

8P+16E Core 35W

Power Limit 1 Time (PL1 Tau)

0.1

28

448

S

3,4,5,6,7,8,13,15,16

Power Limit 1 (PL1)

N/A

35

N/A

W

Power Limit 2 (PL2)

N/A

106

N/A

W

8P+8E Core 35W

Power Limit 1 Time (PL1 Tau)

0.1

28

448

S

3,4,5,6,7,8,13,15,16

Power Limit 1 (PL1)

N/A

35

N/A

W

Power Limit 2 (PL2)

N/A

106

N/A

W

6P+8E Core 35W

Power Limit 1 Time (PL1 Tau)

0.1

28

448

S

3,4,5,6,7,8,13,15,16

Power Limit 1 (PL1)

N/A

35

N/A

W

Power Limit 2 (PL2)

N/A

92

N/A

W

6P+4E Core 35W

Power Limit 1 Time (PL1 Tau)

0.1

28

448

S

3,4,5,6,7,8,13,15,16

Power Limit 1 (PL1)

N/A

35

N/A

W

Power Limit 2 (PL2)

N/A

82

N/A

W

4P+0E Core 35W

Power Limit 1 Time (PL1 Tau)

0.1

28

448

S

3,4,5,6,7,8,13,15,16

Power Limit 1 (PL1)

N/A

35

N/A

W

Power Limit 2 (PL2)

N/A

69

N/A

W

S Refresh-Processor Line LGA

8P+16E Core 125W

Power Limit 1 Time (PL1 Tau)

0.1

56

448

S

3,4,5,6,7,8,13,15,16 ,17

Power Limit 1 (PL1)

N/A

125

N/A

W

Power Limit 2 (PL2)

N/A

253

N/A

W

8P+12E Core 125W

Power Limit 1 Time (PL1 Tau)

0.1

56

448

S

3,4,5,6,7,8,13,15,16 ,17

Power Limit 1 (PL1)

N/A

125

N/A

W

Power Limit 2 (PL2)

N/A

253

N/A

W

6P+8E Core 125W

Power Limit 1 Time (PL1 Tau)

0.1

56

448

S

3,4,5,6,7,8,13,15,16 ,17

Power Limit 1 (PL1)

N/A

125

N/A

W

Power Limit 2 (PL2)

N/A

181

N/A

W

S Refresh-Processor Line LGA

8P+16E Core 65W

Power Limit 1 Time (PL1 Tau)

0.1

28

448

S

3,4,5,6,7,8,13,15,16 ,17

Power Limit 1 (PL1)

N/A

65

N/A

W

Power Limit 2 (PL2)

N/A

219

N/A

W

8P+12E Core 65W

Power Limit 1 Time (PL1 Tau)

0.1

28

448

S

3,4,5,6,7,8,13,15,16 ,17

Power Limit 1 (PL1)

N/A

65

N/A

W

Power Limit 2 (PL2)

N/A

219

N/A

W

6P+8E Core 65W

Power Limit 1 Time (PL1 Tau)

0.1

28

448

S

3,4,5,6,7,8,13,15,16 ,17

Power Limit 1 (PL1)

N/A

65

N/A

W

Power Limit 2 (PL2)

N/A

154

N/A

W

6P+4E Core 65W

Power Limit 1 Time (PL1 Tau)

0.1

28

448

S

3,4,5,6,7,8,13,15,16

Power Limit 1 (PL1)

N/A

65

N/A

W

Power Limit 2 (PL2)

N/A

148

N/A

W

6P+0E Core 65W

Power Limit 1 Time (PL1 Tau)

0.1

28

448

S

3,4,5,6,7,8,13,15,16

Power Limit 1 (PL1)

N/A

65

N/A

W

Power Limit 2 (PL2)

N/A

117

N/A

W

4P+0E Core 60W/58W

Power Limit 1 Time (PL1 Tau)

0.1

28

448

S

3,4,5,6,7,8,13,15,16

Power Limit 1 (PL1)

N/A

60/58

N/A

W

Power Limit 2 (PL2)

N/A

110

N/A

W

8P+16E Core 35W

Power Limit 1 Time (PL1 Tau)

0.1

28

448

S

3,4,5,6,7,8,13,15,16

Power Limit 1 (PL1)

N/A

35

N/A

W

Power Limit 2 (PL2)

N/A

106

N/A

W

8P+12E Core 35W

Power Limit 1 Time (PL1 Tau)

0.1

28

448

S

3,4,5,6,7,8,13,15,16

Power Limit 1 (PL1)

N/A

35

N/A

W

Power Limit 2 (PL2)

N/A

106

N/A

W

6P+8E Core 35W

Power Limit 1 Time (PL1 Tau)

0.1

28

448

S

3,4,5,6,7,8,13,15,16

Power Limit 1 (PL1)

N/A

35

N/A

W

Power Limit 2 (PL2)

N/A

92

N/A

W

6P+4E Core 35W

Power Limit 1 Time (PL1 Tau)

0.1

28

448

S

3,4,5,6,7,8,13,15,16

Power Limit 1 (PL1)

N/A

35

N/A

W

Power Limit 2 (PL2)

N/A

82

N/A

W

4P+0E Core 35W

Power Limit 1 Time (PL1 Tau)

0.1

28

448

S

3,4,5,6,7,8,13,15,16

Power Limit 1 (PL1)

N/A

35

N/A

W

Power Limit 2 (PL2)

N/A

69

N/A

W

HX/HX Refresh Processor Lines

8P+16E Core 55W

Power Limit 1 Time (PL1 Tau)

0.1

56

448

S

3,4,5,6,7,8,13,15,16

Power Limit 1 (PL1)

N/A

55

N/A

W

Power Limit 2 (PL2)

N/A

157

N/A

W

HX/HX Refresh Processor Lines

8P+12E Core 55W

Power Limit 1 Time (PL1 Tau)

0.1

56

448

S

3,4,5,6,7,8,13,15,16

Power Limit 1 (PL1)

N/A

55

N/A

W

Power Limit 2 (PL2)

N/A

157

N/A

W

HX/HX Refresh Processor Lines

8P+8E Core 55W

Power Limit 1 Time (PL1 Tau)

0.1

56

448

S

3,4,5,6,7,8,13,15,16

Power Limit 1 (PL1)

N/A

55

N/A

W

Power Limit 2 (PL2)

N/A

157

N/A

W

HX/HX Refresh Processor Lines

6P+8E Core 55W

Power Limit 1 Time (PL1 Tau)

0.1

56

448

S

3,4,5,6,7,8,13,15,16

Power Limit 1 (PL1)

N/A

55

N/A

W

Power Limit 2 (PL2)

N/A

130

N/A

W

HX/HX Refresh Processor Lines

6P+4E Core 55W

Power Limit 1 Time (PL1 Tau)

0.1

56

448

S

3,4,5,6,7,8,13,15,16

Power Limit 1 (PL1)

N/A

55

N/A

W

Power Limit 2 (PL2)

N/A

130

N/A

W

Package Turbo Specifications (P/H/PX/U/U Refresh-Processor Lines)

Segment and Package

Processor IA Cores, Graphics, Configuration and Processor Base Power

Parameter

Minimum

Recommended

Value

Tau MSR

Max

Value

Units

Notes

PX-Processor Line 6P+8E Core 45W

Power Limit 1 Time (PL1 Tau)

0.1

56

448

S

3,4,5,6,7,8,14,16,17

Power Limit 1 (PL1)

N/A

45

N/A

W

Power Limit 2 (PL2)

N/A

115

N/A

W

PX-Processor Line 4P+8E Core 45W

Power Limit 1 Time (PL1 Tau)

0.1

56

448

S

3,4,5,6,7,8,14,16,17

Power Limit 1 (PL1)

N/A

45

N/A

W

Power Limit 2 (PL2)

N/A

115

N/A

W

H-Processor Line

6P+8E Core 45W

Power Limit 1 Time (PL1 Tau)

0.1

56

448

S

3,4,5,6,7,8,14,16,17

Power Limit 1 (PL1)

N/A

45

N/A

W

Power Limit 2 (PL2)

N/A

115

N/A

W

H-Processor Line

4P+8E Core 45W

Power Limit 1 Time (PL1 Tau)

0.1

56

448

S

3,4,5,6,7,8,14,16,17

Power Limit 1 (PL1)

N/A

45

N/A

W

Power Limit 2 (PL2)

N/A

115

N/A

W

H/-Processor Line

6P+8E Core 45W

Power Limit 1 Time (PL1 Tau)

0.1

56

448

S

3,4,5,6,7,8,14,16,17

Power Limit 1 (PL1)

N/A

45

N/A

W

Power Limit 2 (PL2)

N/A

115

N/A

W

H/-Processor Line

4P+8E Core 45W

Power Limit 1 Time (PL1 Tau)

0.1

56

448

S

3,4,5,6,7,8,14,16,17

Power Limit 1 (PL1)

N/A

45

N/A

W

Power Limit 2 (PL2)

N/A

115

N/A

W

H-Processor Line

4P+4E Core 45W

Power Limit 1 Time (PL1 Tau)

0.1

56

448

S

3,4,5,6,7,8,14,16,17

Power Limit 1 (PL1)

N/A

45

N/A

W

Power Limit 2 (PL2)

N/A

90

N/A

W

P-Processor Line

6P+8E Core 28W

Power Limit 1 Time (PL1 Tau)

0.1

28

448

S

3,4,5,6,7,8,14,16,17

Power Limit 1 (PL1)

N/A

28

N/A

W

Power Limit 2 (PL2)

N/A

44

N/A

W

P-Processor Line

4P+8E Core 28W

Power Limit 1 Time (PL1 Tau)

0.1

28

448

S

3,4,5,6,7,8,14,16,17

Power Limit 1 (PL1)

N/A

28

N/A

W

Power Limit 2 (PL2)

N/A

44

N/A

W

U/U Refresh-Processor Line

2P+8E Core 15W

Power Limit 1 Time (PL1 Tau)

0.1

28

448

S

3,4,5,6,7,8,14,16,17

Power Limit 1 (PL1)

N/A

15

N/A

W

Power Limit 2 (PL2)

N/A

55

N/A

W

U/U Refresh-Processor Line

2P+4E Core 15W

Power Limit 1 Time (PL1 Tau)

0.1

28

448

S

3,4,5,6,7,8,14,16,17

Power Limit 1 (PL1)

N/A

15

N/A

W

Power Limit 2 (PL2)

N/A

55

N/A

W

U-Processor Line

1P+4E Core 15W

Power Limit 1 Time (PL1 Tau)

0.1

28

448

S

3,4,5,6,7,8,14,16,17

Power Limit 1 (PL1)

N/A

15

N/A

W

Power Limit 2 (PL2)

N/A

55

N/A

W

Package Turbo Specifications (E Processor Lines LGA)

Segment and Package

Processor IA Cores, Graphics, Configuration and Processor Base Power (a.k.a TDP)

Parameter

Minimum

Recommended

Value

Tau MSR

Max

Value

Units

Notes

E Processor Line LGA

8P+0E Core 95W

Power Limit 1 Time (PL1 Tau)

0.1

56

448

S

3,4,5,6,7,8,13,15,16

Power Limit 1 (PL1)

N/A

95

N/A

W

Power Limit 2 (PL2)

N/A

219

N/A

W

8P+0E Core 80W

Power Limit 1 Time (PL1 Tau)

0.1

56

448

S

3,4,5,6,7,8,13,15,16

Power Limit 1 (PL1)

N/A

80

N/A

W

Power Limit 2 (PL2)

N/A

219

N/A

W

8P+0E Core 65W

Power Limit 1 Time (PL1 Tau)

0.1

56

448

S

3,4,5,6,7,8,13,15,16

Power Limit 1 (PL1)

N/A

65

N/A

W

Power Limit 2 (PL2)

N/A

181

N/A

W

6P+0E Core 95W

Power Limit 1 Time (PL1 Tau)

0.1

56

448

S

3,4,5,6,7,8,13,15,16

Power Limit 1 (PL1)

N/A

95

N/A

W

Power Limit 2 (PL2)

N/A

181

N/A

W

6P+0E Core 80W

Power Limit 1 Time (PL1 Tau)

0.1

56

448

S

3,4,5,6,7,8,13,15,16

Power Limit 1 (PL1)

N/A

80

N/A

W

Power Limit 2 (PL2)

N/A

181

N/A

W

6P+0E Core 65W

Power Limit 1 Time (PL1 Tau)

0.1

56

448

S

3,4,5,6,7,8,13,15,16

Power Limit 1 (PL1)

N/A

65

N/A

W

Power Limit 2 (PL2)

N/A

106

N/A

W

4P+0E Core 55W

Power Limit 1 Time (PL1 Tau)

0.1

28

448

S

3,4,5,6,7,8,13,15,16

Power Limit 1 (PL1)

N/A

55

N/A

W

Power Limit 2 (PL2)

N/A

106

N/A

W

Junction Temperature Specifications (P/H/U/U Refresh/HX/HX Refresh/PX/S/S Refresh -Processor Lines)

Segment

Symbol

Package Turbo

Parameter

Temperature Range

Processor Base Power (a.k.a TDP) Specification Temperature Range

Units

Notes

Minimum Maximum Minimum Maximum

S/S Refresh- Processor Line

Tj

Junction temperature limit

0

100

0

100

ºC

1, 2

HX/HX Refresh- Processor Line

Tj

Junction temperature limit

0

100

0

100

ºC

1, 2

PX-Processor Line BGA

Tj

Junction temperature limit

0

100

35

100

ºC

1, 2

P/H/U/U Refresh/ -Processor Line BGA

Tj

Junction temperature limit

0

100

35

100

ºC

1, 2

Notes:
  1. The thermal solution needs to ensure that the processor temperature does not exceed the Processor Base Power Specification Temperature.
  2. The processor junction temperature is monitored by Digital Temperature Sensors (DTS).

Low Power and TTV

Low Power and TTV Specifications (S/S Refresh-Processor Line LGA )

Processor Cores

(P2 + E3)

Graphics Execution Units Processor Base Power (PBP) 6 (W) Platform Compatibility Guide (PCG) TTV Thermal Profile 1 TTV Tcase-Max @ PBP (˚C)
24 (8P + 16E) 32 125 2020A 2,3 TTV Tc=43.1 + [0.15 * P] 61.9
24 (8P + 16E) 0 125 2020A
20 (8P + 12E) 32 125 2020A
20 (8P + 12E) 0 125 2020A
16 (8P + 8E) 32 125 2020A
16 (8P + 8E) 0 125 2020A
14 (6P + 8E) 32 125 2020A
14 (6P + 8E) 0 125 2020A
24 (8P + 16E) 32 65 2020C TTV Tc=44.6 + [0.41 * P] 71.3
24 (8P + 16E) 0 65 2020C
20 (8P + 12E) 32 65 2020A
20 (8P + 12E) 0 65 2020A
16 (8P + 8E) 32 65 2020C
16 (8P + 8E) 0 65 2020C
14 (6P + 8E) 32 65 2020C
10 (6P + 4E) 24 65 2020C
10 (6P + 4E) 0 65 2020C
4 (4P + 0E) 24 60 2020C TTV Tc=44.3 + [0.41 * P] 68.9
24 (8P + 16E) 32 35 2020D TTV Tc=48.1 + [0.5 * P] 65.6
20 (8P + 12E) 32 35 2020A
16 (8P + 8E) 32 35 2020D
14 (6P + 8E) 32 35 2020D
10 (6P + 4E) 24 35 2020D
4 (4P + 0E) 24 35 2020D
Notes:

  1. The TTV Psi value calculation is based on the ambient temperature of 40 °C, which is measured at the inlet to the processor thermal solution.

    T LOCAL_​AMBIENT = 40 °C. (45 °C for 35W Processor Base Power* (PBP) (earlier known as TDP, term no longer used)).

  2. P = P-Core

  3. E = E-Core

  4. PBP should be used as a target for processor thermal solution design at TCASE-Max. Processor power may exceed PBP for short durations.

Low Power and TTV Specifications (E Processor Line LGA)

Processor IA Cores, Graphics Configuration and Processor Base Power (a.k.a TDP) PCG7 TTV Processor Base Power (a.k.a TDP) (W) 3,4 Min TCASE (°C) Maximum TTV TCASE (°C)
8P+0E Core 95W DHA-K 95 0 64
6P+0E Core 95W DHA-K 95 0 64
8P+0E Core 80W DHA-A 80 0 70.2
6P+0E Core 80W DHA-A 80 0 70.2
8P+0E Core 65W DHA-B 65 0 71.3
6P+0E Core 65W DHA-B 65 0 71.3
4P+0E Core 55W DHA-B 55 0 66.5
Notes:
  1. Specification at DTS = 50 °C and minimum voltage loadline.
  2. Specification at DTS = 35 °C and minimum voltage loadline.
  3. Thermal Processor Base Power (a.k.a TDP) should be used for processor thermal solution design targets. Processor Base Power is not the maximum power that the processor can dissipate. Processor Base Power (a.k.a TDP) is measured at DTS = -1. Processor Base Power(a.k.a TDP) is achieved with the Memory configured for DDR
  4. Platform Compatibility Guide (PCG) (previously known as FMB) provides a design target for meeting all planned processor frequency requirements.
  5. Not 100% tested. Specified by design characterization.

TCONTROL Offset Configuration (S/S Refresh-Processor Line - Client) 

Segment

8P+16E Core

Processor Base Power (a.k.a TDP) [W]

125

65

35

TEMP_​TARGET (TCONTROL) [ºC]

20

20

20

Note:
  • Digital Thermal Sensor (DTS) based fan speed control is recommended to achieve optimal thermal performance.
  • Intel recommends full cooling capability at approximately the DTS value of -1, to minimize TCC activation risk.
  • For example, if TCONTROL = 20 ºC, Fan acceleration operation will start at 80 ºC (100 ºC - 20 ºC).

TCONTROL Offset Configuration (E-Processor Line ) 

Segment

8P+0E Core

Processor Base Power (a.k.a TDP) [W]

95

80

65

TEMP_​TARGET (TCONTROL) [ºC]

20

20

20
Notes:
  • Digital Thermal Sensor (DTS) based fan speed control is recommended to achieve optimal thermal performance.
  • Intel recommends full cooling capability at approximately the DTS value of -1, to minimize TCC activation risk.
  • For example, if TCONTROL = 20 ºC, Fan acceleration operation will start at 80 ºC (100 ºC - 20 ºC).
Memory