12th Generation Intel® Core™ Processors

Datasheet, Volume 1 of 2

ID Date Version Classification
655258 05/30/2022 Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

USB Type-C Signals

Signal Name Description Dir.

Link Type

Availability

TCP[1:0]_​TX_​P[1:0]

TCP[1:0]_​TX_​N[1:0]

TX Data Lane.

O

Diff

P Processor Line

H Processor Line

U Processor Line

TCP[3:2]_​TX_​P[1:0]

TCP[3:2]_​TX_​N[1:0]

TX Data Lane.

O

Diff

P Processor Line

H Processor Line

U15 Processor Line

TCP[1:0]_​TXRX_​P[1:0]

TCP[1:0]_​TXRX_​N[1:0]

RX Data Lane, also serves as the secondary TX data lane.

I/O

Diff

P Processor Line

H Processor Line

U Processor Line

TCP[3:2]_​TXRX_​P[1:0]

TCP[3:2]_​TXRX_​N[1:0]

RX Data Lane, also serves as the secondary TX data lane.

I/O

Diff

P Processor Line

H Processor Line

U15 Processor Line

TCP[1:0]_​AUX_​P

TCP[1:0]_​AUX_​N

Common Lane AUX-PAD.

I/O

Diff

P Processor Line

H Processor Line

U Processor Line

TCP[3:2]_​AUX_​P

TCP[3:2]_​AUX_​N

Common Lane AUX-PAD.

I/O

Diff

P Processor Line

H Processor Line

U15 Processor Line

TCP0_​RCOMP

TCP_​RCOMP

Type-C Resistance Compensation.

N/A

Diff

P Processor Line

H Processor Line

U Processor Line