12th Generation Intel® Core™ Processors

Datasheet, Volume 1 of 2

ID 655258
Date 05/25/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

DRAM Clock Generation

Each support rank has a differential clock pair for DDR4/5. Each sub-channel has a differential clock pair for LPDDR4x. Each sub-channel has a (CK_​P/N and WCK_​P/N) differential clock pair for LPDDR5.