600 Series Chipset Family On-Package Platform Controller Hub

Datasheet, Volume 1 of 2

Download as PDF
ID 691222
Date 01/05/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents
Legal Disclaimer Revision History Introduction PCH Controller Device IDs Memory Mapping System Management High Precision Event Timer (HPET) PCH Thermal Sensor Power Delivery Pin Straps Electrical and Thermal Characteristics 8254 Timers Audio Voice and Speech Controller Link Processor Sideband Signals Digital Display Signals Enhanced Serial Peripheral Interface (eSPI) General Purpose Input and Output Intel® Serial I/O Inter-Integrated Circuit (I2C) Controllers Gigabit Ethernet Controller Integrated Sensor Hub (ISH) PCH and System Clocks PCI Express* (PCIe*) Power Management Real Time Clock (RTC) Serial ATA (SATA) System Management Interface and SMLink Host System Management Bus (SMBus) Controller Serial Peripheral Interface (SPI) Touch Host Controller (THC) Intel® Serial IO Generic SPI (GSPI) Controllers Testability Intel® Serial I/O Universal Asynchronous Receiver/Transmitter (UART) Controllers Universal Serial Bus (USB) Connectivity Integrated (CNVi) GPIO Serial Expander Universal Flash Storage (UFS) Private Configuration Space Target Port ID Miscellaneous Signals
Legal Disclaimer
Revision History
Introduction
Introduction Overview PCH SKUs Flexible High Speed I/O
Overview
PCH SKUs
Flexible High Speed I/O
Flexible High Speed I/O PCH-P Flexible I/O Lane Selection
PCH-P
Flexible I/O Lane Selection
PCH Controller Device IDs
Device and Revision ID
Device and Revision ID
Memory Mapping
Memory Mapping Functional Description Memory Map
Functional Description
Functional Description PCI Devices and Functions Fixed I/O Address Ranges Variable I/O Decode Ranges
PCI Devices and Functions
Fixed I/O Address Ranges
Variable I/O Decode Ranges
Memory Map
Memory Map Boot Block Update Scheme
Boot Block Update Scheme
System Management
System Management Theory of Operation
Theory of Operation
Theory of Operation Handling an Intruder TCO Modes
Handling an Intruder
TCO Modes
High Precision Event Timer (HPET)
Feature Overview
Feature Overview
Feature Overview Timer Accuracy Timer Off-load Interrupt Mapping Periodic Versus Non-Periodic Modes Enabling the Timers Interrupt Levels
Timer Accuracy
Timer Off-load
Interrupt Mapping
Periodic Versus Non-Periodic Modes
Enabling the Timers
Interrupt Levels
PCH Thermal Sensor
PCH Thermal Sensor Modes of Operation Temperature Trip Point Thermal Sensor Accuracy (Taccuracy) Thermal Reporting to an EC Thermal Trip Signal (PCHHOT#)
Modes of Operation
Temperature Trip Point
Thermal Sensor Accuracy (Taccuracy)
Thermal Reporting to an EC
Thermal Trip Signal (PCHHOT#)
Power Delivery
Power Delivery Power and Ground Signals FIVR
Power and Ground Signals
FIVR
Pin Straps
Electrical and Thermal Characteristics
8254 Timers
8254 Timers Timer Programming Reading from the Interval Timer
Timer Programming
Reading from the Interval Timer
Audio Voice and Speech
Audio Voice and Speech Feature Overview Signal Description Integrated Pull-Ups and Pull-Downs I/O Signal Planes and States
Feature Overview
Feature Overview Intel® High Definition Audio (Intel® HD Audio) Controller Capabilities Audio DSP Capabilities Intel® High Definition Audio Interface Capabilities Direct Attached Digital Microphone (PDM) Interface USB Audio Offload Support I2S/PCM Interface Intel® Display Audio Interface MIPI® SoundWire* Interface
Intel® High Definition Audio (Intel® HD Audio) Controller Capabilities
Audio DSP Capabilities
Intel® High Definition Audio Interface Capabilities
Direct Attached Digital Microphone (PDM) Interface
USB Audio Offload Support
I2S/PCM Interface
Intel® Display Audio Interface
MIPI® SoundWire* Interface
Signal Description
Integrated Pull-Ups and Pull-Downs
I/O Signal Planes and States
Controller Link
Controller Link Signal Description Integrated Pull-Ups and Pull-Downs I/O Signal Planes and States External CL_RST# Pin Driven/Open-drained Mode Support
Signal Description
Integrated Pull-Ups and Pull-Downs
I/O Signal Planes and States
External CL_RST# Pin Driven/Open-drained Mode Support
Processor Sideband Signals
Processor Sideband Signals Functional Description Signal Description Integrated Pull-Ups and Pull-Downs I/O Signal Planes and States
Functional Description
Signal Description
Integrated Pull-Ups and Pull-Downs
I/O Signal Planes and States
Digital Display Signals
Digital Display Signals Signal Description Embedded DisplayPort* (eDP*) Backlight Control Signals Integrated Pull-Ups and Pull-Downs I/O Signal Planes and States
Signal Description
Embedded DisplayPort* (eDP*) Backlight Control Signals
Integrated Pull-Ups and Pull-Downs
I/O Signal Planes and States
Enhanced Serial Peripheral Interface (eSPI)
Enhanced Serial Peripheral Interface (eSPI) Functional Description Signal Description Integrated Pull-Ups and Pull-Downs I/O Signal Planes and States
Functional Description
Functional Description Operating Frequency Protocols WAIT States from eSPI Slave In-Band Link Reset Slave Discovery Flash Sharing Mode PECI Over eSPI Multiple OOB Master Channels and Supported Transactions
Operating Frequency
Protocols
WAIT States from eSPI Slave
In-Band Link Reset
Slave Discovery
Flash Sharing Mode
PECI Over eSPI
Multiple OOB Master
Channels and Supported Transactions
Signal Description
Integrated Pull-Ups and Pull-Downs
I/O Signal Planes and States
General Purpose Input and Output
General Purpose Input and Output Signal Description Functional Description
Signal Description
Functional Description
Functional Description Configurable GPIO Voltage GPIO Buffer Impedance Compensation Interrupt / IRQ via GPIO Requirement Programmable Hardware Debouncer Integrated Pull-ups and Pull-downs SCI / SMI# and NMI Timed GPIO GPIO Blink (BK) and Serial Blink (SBK) GPIO Ownership Native Function and TERM Bit Setting
Configurable GPIO Voltage
GPIO Buffer Impedance Compensation
Interrupt / IRQ via GPIO Requirement
Programmable Hardware Debouncer
Integrated Pull-ups and Pull-downs
SCI / SMI# and NMI
Timed GPIO
GPIO Blink (BK) and Serial Blink (SBK)
GPIO Ownership
Native Function and TERM Bit Setting
Intel® Serial I/O Inter-Integrated Circuit (I2C) Controllers
Intel® Serial I/O Inter-Integrated Circuit (I2C) Controllers Functional Description Signal Description Integrated Pull-Ups and Pull-Downs I/O Signal Planes and States
Functional Description
Functional Description Protocols Overview DMA Controller Reset Power Management Interrupts Error Handling Programmable SDA Hold Time
Protocols Overview
DMA Controller
Reset
Power Management
Interrupts
Error Handling
Programmable SDA Hold Time
Signal Description
Integrated Pull-Ups and Pull-Downs
I/O Signal Planes and States
Gigabit Ethernet Controller
Gigabit Ethernet Controller Functional Description Signal Description Integrated Pull-Ups and Pull-Downs I/O Signal Planes and States
Functional Description
Functional Description GbE PCI Express* Bus Interface Error Events and Error Reporting Ethernet Interface PCI Power Management
GbE PCI Express* Bus Interface
Error Events and Error Reporting
Ethernet Interface
PCI Power Management
Signal Description
Integrated Pull-Ups and Pull-Downs
I/O Signal Planes and States
Integrated Sensor Hub (ISH)
Integrated Sensor Hub (ISH) Functional Description Feature Overview Signal Description Integrated Pull-Ups and Pull-Downs I/O Signal Planes and States
Functional Description
Functional Description ISH Micro-Controller SRAM PCI Host Interface Power Domains and Management ISH IPC ISH Interrupt Handling via IOAPIC (Interrupt Controller)
ISH Micro-Controller
SRAM
PCI Host Interface
Power Domains and Management
ISH IPC
ISH Interrupt Handling via IOAPIC (Interrupt Controller)
Feature Overview
Feature Overview ISH I2C Controllers ISH UART Controller ISH GSPI Controller ISH GPIOs
ISH I2C Controllers
ISH UART Controller
ISH GSPI Controller
ISH GPIOs
Signal Description
Integrated Pull-Ups and Pull-Downs
I/O Signal Planes and States
PCH and System Clocks
PCH and System Clocks ICC I/O Signal Pin States
ICC
ICC Signal Descriptions
Signal Descriptions
I/O Signal Pin States
PCI Express* (PCIe*)
PCI Express* (PCIe*) Functional Description Signal Description I/O Signal Planes and States PCI Express* Port Support Feature Details
Functional Description
Functional Description Interrupt Generation PCI Express* Power Management Dynamic Link Throttling Port 8xh Decode Separate Reference Clock with Independent SSC (SRIS) Advanced Error Reporting Single - Root I/O Virtualization (SR - IOV) SERR# Generation Hot - Plug PCI Express* Lane Polarity Inversion Precision Time Measurement (PTM)
Interrupt Generation
PCI Express* Power Management
Dynamic Link Throttling
Port 8xh Decode
Separate Reference Clock with Independent SSC (SRIS)
Advanced Error Reporting
Single - Root I/O Virtualization (SR - IOV)
SERR# Generation
Hot - Plug
PCI Express* Lane Polarity Inversion
Precision Time Measurement (PTM)
Signal Description
I/O Signal Planes and States
PCI Express* Port Support Feature Details
Power Management
Power Management Functional Description Signal Description Integrated Pull-Ups and Pull-Downs I/O Signal Planes and States
Functional Description
Functional Description Features Power Management States PCH and System Power States SMI#/SCI Generation C-States Sleep States Event Input Signals and Their Usage ALT Access Mode System Power Supplies, Planes, and Signals Legacy Power Management Theory of Operation Reset Behavior
Features
Power Management States
PCH and System Power States
SMI#/SCI Generation
C-States
Sleep States
Event Input Signals and Their Usage
ALT Access Mode
System Power Supplies, Planes, and Signals
Legacy Power Management Theory of Operation
Reset Behavior
Signal Description
Integrated Pull-Ups and Pull-Downs
I/O Signal Planes and States
Real Time Clock (RTC)
Real Time Clock (RTC) Signal Description I/O Signal Planes and States
Signal Description
I/O Signal Planes and States
Serial ATA (SATA)
Serial ATA (SATA) Functional Description Signals Description Integrated Pull-Ups and Pull-Downs I/O Signal Planes and States
Functional Description
Functional Description SATA 6 Gb/s Support SATA Feature Support Hot - Plug Operation Intel® Rapid Storage Technology (Intel® RST) Power Management Operation SATA Device Presence SATA LED Advanced Host Controller Interface (AHCI) Operation Enclosure Management (SGPIO Signals)
SATA 6 Gb/s Support
SATA Feature Support
Hot - Plug Operation
Intel® Rapid Storage Technology (Intel® RST)
Power Management Operation
SATA Device Presence
SATA LED
Advanced Host Controller Interface (AHCI) Operation
Enclosure Management (SGPIO Signals)
Signals Description
Integrated Pull-Ups and Pull-Downs
I/O Signal Planes and States
System Management Interface and SMLink
System Management Interface and SMLink Functional Description Signal Description Integrated Pull-Ups and Pull-Downs I/O Signal Planes and States
Functional Description
Functional Description Integrated USB-C Usage
Integrated USB-C Usage
Signal Description
Integrated Pull-Ups and Pull-Downs
I/O Signal Planes and States
Host System Management Bus (SMBus) Controller
Host System Management Bus (SMBus) Controller Functional Description Signal Description Integrated Pull-Ups and Pull-Downs I/O Signal Planes and States SMBus Power Gating
Functional Description
Functional Description Host Controller SMBus Slave Interface
Host Controller
SMBus Slave Interface
Signal Description
Integrated Pull-Ups and Pull-Downs
I/O Signal Planes and States
SMBus Power Gating
Serial Peripheral Interface (SPI)
Serial Peripheral Interface (SPI) Functional Description Signal Description Integrated Pull-Ups and Pull-Downs I/O Signal Planes and States VCCSPI Voltage (3.3 V or 1.8 V) Selection
Functional Description
Functional Description SPI0 for Flash SPI0 Support for TPM
SPI0 for Flash
SPI0 Support for TPM
Signal Description
Integrated Pull-Ups and Pull-Downs
I/O Signal Planes and States
VCCSPI Voltage (3.3 V or 1.8 V) Selection
Touch Host Controller (THC)
Touch Host Controller (THC) Functional Description Signal Description Integrated Pull-Ups and Pull-Downs I/O Signal Planes and States
Functional Description
Signal Description
Integrated Pull-Ups and Pull-Downs
I/O Signal Planes and States
Intel® Serial IO Generic SPI (GSPI) Controllers
Intel® Serial IO Generic SPI (GSPI) Controllers Functional Description Signal Description Integrated Pull-Ups and Pull-Downs I/O Signal Planes and States
Functional Description
Functional Description Controller Overview DMA Controller Reset Power Management Interrupts Error Handling
Controller Overview
DMA Controller
Reset
Power Management
Interrupts
Error Handling
Signal Description
Integrated Pull-Ups and Pull-Downs
I/O Signal Planes and States
Testability
Testability Intel® Trace Hub (Intel® TH) Direct Connect Interface (DCI) JTAG Boundry Scan Sideband Signals
Intel® Trace Hub (Intel® TH)
Direct Connect Interface (DCI)
Direct Connect Interface (DCI) Out Of Band (OOB) Hosting DCI USB 3.2 Hosting DCI.DBC Platform Setup
Out Of Band (OOB) Hosting DCI
USB 3.2 Hosting DCI.DBC
Platform Setup
JTAG
JTAG Signal Description I/O Signal Planes and States
Signal Description
I/O Signal Planes and States
Boundry Scan Sideband Signals
Boundry Scan Sideband Signals Signal Description
Signal Description
Intel® Serial I/O Universal Asynchronous Receiver/Transmitter (UART) Controllers
Intel® Serial I/O Universal Asynchronous Receiver/Transmitter (UART) Controllers Functional Description Signal Description Integrated Pull-Ups and Pull-Downs I/O Signal Planes and States LSx
Functional Description
Functional Description UART Serial (RS-232) Protocols Overview 16550 8-bit Addressing - Debug Driver Compatibility DMA Controller Reset Power Management Interrupts Error Handling
UART Serial (RS-232) Protocols Overview
16550 8-bit Addressing - Debug Driver Compatibility
DMA Controller
Reset
Power Management
Interrupts
Error Handling
Signal Description
Integrated Pull-Ups and Pull-Downs
I/O Signal Planes and States
LSx
LSx LSx Signal Description Integrated Pull-Ups and Pull-Downs I/O Signal Planes and States
LSx Signal Description
Integrated Pull-Ups and Pull-Downs
I/O Signal Planes and States
Universal Serial Bus (USB)
Universal Serial Bus (USB) Functional Description Signal Description Integrated Pull-Ups and Pull-Downs I/O Signal Planes and States Supported USB 2.0 Ports
Functional Description
Functional Description eXtensible Host Controller Interface (xHCI) Controller USB Dual Role Support - eXtensible Device Controller Interface (xDCI) Controller AUX BIAS Control - USB Type-C Implementation with no Retimer
eXtensible Host Controller Interface (xHCI) Controller
USB Dual Role Support - eXtensible Device Controller Interface (xDCI) Controller
AUX BIAS Control - USB Type-C Implementation with no Retimer
Signal Description
Integrated Pull-Ups and Pull-Downs
I/O Signal Planes and States
Supported USB 2.0 Ports
Connectivity Integrated (CNVi)
Connectivity Integrated (CNVi) Functional Description Signal Description Integrated Pull-ups and Pull-downs I/O Signal Planes and States
Functional Description
Signal Description
Integrated Pull-ups and Pull-downs
I/O Signal Planes and States
GPIO Serial Expander
GPIO Serial Expander Functional Description Signal Description Integrated Pull-ups and Pull-downs
Functional Description
Signal Description
Integrated Pull-ups and Pull-downs
Universal Flash Storage (UFS)
Universal Flash Storage (UFS) Functional Description Signals Description I/O Signals Planes and States
Functional Description
Signals Description
I/O Signals Planes and States
Private Configuration Space Target Port ID
Miscellaneous Signals
Signal Description Integrated Pull-Ups and Pull-Downs I/O Signal Planes and States
Signal Description
Integrated Pull-Ups and Pull-Downs
I/O Signal Planes and States
Legal Disclaimer
Revision History
Introduction
PCH Controller Device IDs
Memory Mapping
System Management
High Precision Event Timer (HPET)
PCH Thermal Sensor
Power Delivery
Pin Straps
Electrical and Thermal Characteristics
8254 Timers
Audio Voice and Speech
Controller Link
Processor Sideband Signals
Digital Display Signals
Enhanced Serial Peripheral Interface (eSPI)
General Purpose Input and Output
Intel® Serial I/O Inter-Integrated Circuit (I2C) Controllers
Gigabit Ethernet Controller
Integrated Sensor Hub (ISH)
PCH and System Clocks
PCI Express* (PCIe*)
Power Management
Real Time Clock (RTC)
Serial ATA (SATA)
System Management Interface and SMLink
Host System Management Bus (SMBus) Controller
Serial Peripheral Interface (SPI)
Touch Host Controller (THC)
Intel® Serial IO Generic SPI (GSPI) Controllers
Testability
Intel® Serial I/O Universal Asynchronous Receiver/Transmitter (UART) Controllers
Universal Serial Bus (USB)
Connectivity Integrated (CNVi)
GPIO Serial Expander
Universal Flash Storage (UFS)
Private Configuration Space Target Port ID
Miscellaneous Signals

Signal Description

Signal Descriptions

Signal Name Type Description
Intel High Definition Audio Signals
GPP_​R4 / HDA_​RST# / I2S2_​SCLK / DMIC_​CLK_​A0 O Intel HD Audio Reset: Master H/W reset to internal/external codecs.
GPP_​R1 / HDA_​SYNC / I2S0_​SFRM / DMIC_​CLK_​B1 O Intel HD Audio Sync: 48 kHz fixed rate frame sync to the codecs. Also used to encode the stream number.
GPP_​R0 / HDA_​BCLK / I2S0_​SCLK / DMIC_​CLK_​B0 / HDA_​PROC_​BCLK O Intel HD Audio Bit Clock: Up to 24 MHz serial data clock generated by the Intel HD Audio controller.
GPP_​R2 / HDA_​SDO / I2S0_​TXD / HDA_​PROC_​SDO O Intel HD Audio Serial Data Out: Serial TDM data output to the codecs. The serial output is double-pumped for a bit rate of up to 48 Mb/s.
GPP_​R3 / HDA_​SDI0 / I2S0_​RXD / HDA_​PROC_​SDI I Intel HD Audio Serial Data In 0: Serial TDM data input from the two codec(s). The serial input is single-pumped for a bit rate of up to 24 Mb/s. These signals contain integrated Pull-down resistors, which are enabled while the primary well is powered.
GPP_​R5 / HDA_​SDI1 / I2S2_​SFRM / DMIC_​DATA0 I Intel HD Audio Serial Data In 1: Serial TDM data input from the two codec(s). The serial input is single-pumped for a bit rate of up to 24 Mb/s. These signals contain integrated Pull-down resistors, which are enabled while the primary well is powered.
Intel Display Audio Interface
GPP_​R0 / HDA_​BCLK / I2S0_​SCLK / DMIC_​CLKB0 / HDA_​PROC_​BCLK O Display Audio Bit Clock: Serial data clock generated by the Intel HD Audio controller. PCH supports data rate of up to 96 Mb/s.
GPP_​R2 / HDA_​SDO / I2S0_​TXD / HDA_​PROC_​SDO O Display Audio Serial Data Out: Serial TDM data output to the codec. PCH supports data rate of up to 96 Mb/s.
GPP_​R3 / HDA_​SDI0 / I2S0_​RXD / HDA_​PROC_​SDI I Display Audio Serial Data In: Serial TDM data input from the codec. PCH supports data rate of up to 96 Mb/s.
I2S/PCM Interface
GPP_​R0 / HDA_​BCLK / I2S0_​SCLK / DMIC_​CLKB0 / HDA_​PROC_​BCLK I/O I2S/PCM serial bit clock 0:Clock used to control the timing of a transfer. Can be generated internally (Master mode) or taken from an external source (Slave mode).
GPP_​S0 / SNDW0_​CLK / I2S1_​SCLK I/O I2S/PCM serial bit clock 1:This clock is used to control the timing of a transfer. Can be generated internally (Master mode) or taken from an external source (Slave mode).
GPP_​R4 / HDA_​RST# / I2S2_​SCLK / DMIC_​CLKA0 I/O I2S/PCM serial bit clock 2:This clock is used to control the timing of a transfer. Can be generated internally (Master mode) or taken from an external source (Slave mode).
GPP_​R1 / HDA_​SYNC / I2S0_​SFRM / DMIC_​CLKB1 I/O I2S/PCM serial frame indicator 0: This signal indicates the beginning and the end of a serialized data word. Can be generated internally (Master mode) or taken from an external source (Slave mode).
GPP_​S1 / SNDW0_​DATA / I2S1_​SFRM I/O I2S/PCM serial frame indicator 1: This signal indicates the beginning and the end of a serialized data word. Can be generated internally (Master mode) or taken from an external source (Slave mode).
GPP_​R5 / HDA_​SDI1 / I2S2_​SFRM / DMIC_​DATA0 I/O I2S/PCM serial frame indicator 2: This signal indicates the beginning and the end of a serialized data word. Can be generated internally (Master mode) or taken from an external source (Slave mode).
GPP_​R2 / HDA_​SDO / I2S0_​TXD / HDA_​PROC_​SDO O I2S/PCM transmit data (serial data out)0: This signal transmits serialized data. The sample length is a function of the selected serial data sample size.
GPP_​S2 / SNDW1_​CLK / DMIC_​CLKA0 / I2S1_​TXD O I2S/PCM transmit data (serial data out)1: This signal transmits serialized data. The sample length is a function of the selected serial data sample size.
GPP_​R6 / I2S2_​TXD / DMIC_​CLKA1 O I2S/PCM transmit data (serial data out)2: This signal transmits serialized data. The sample length is a function of the selected serial data sample size.
GPP_​R3 / HDA_​SDI0 / I2S0_​RXD / HDA_​PROC_​SDI I I2S/PCM receive data (serial data in)0: This signal receives serialized data. The sample length is a function of the selected serial data sample size.
GPP_​S3 / SNDW1_​DATA / DMIC_​DATA0 / I2S1_​RXD I I2S/PCM receive data (serial data in)1: This signal receives serialized data. The sample length is a function of the selected serial data sample size.
GPP_​R7 / I2S2_​RXD / DMIC_​DATA1 I I2S/PCM receive data (serial data in)2: This signal receives serialized data. The sample length is a function of the selected serial data sample size.
GPP_​D19 / I2S_​MCLK1_​OUT O I2S/PCM Master reference clock 1: This signal is the master reference clock that connects to an audio codec.
DMIC Interface
GPP_​S2 / SNDW1_​CLK / DMIC_​CLKA0 / I2S1_​TXD

or

GPP_​R4 / HDA_​RST# / I2S2_​SCLK / DMIC_​CLKA0

O Digital Mic Clock A0:Serial data clock generated by the HD Audio controller. The clock output frequency is up to 4.8 MHz. May be duplicated into CLKA and CLKB for individual left / right DMIC power control.
GPP_​S6 / SNDW3_​CLK / DMIC_​CLKA1

or

GPP_​R6 / I2S2_​TXD / DMIC_​CLKA1

O Digital Mic Clock A1:Serial data clock generated by the HD Audio controller. The clock output frequency is up to 4.8 MHz. May be duplicated into CLKA and CLKB for individual left / right DMIC power control.
GPP_​S4 / SNDW2_​CLK / DMIC_​CLKB0

or

GPP_​R0 / HDA_​BCLK / I2S0_​SCLK / DMIC_​CLKB0 / HDA_​PROC_​BCLK

O Digital Mic Clock B0:Serial data clock generated by the HD Audio controller. The clock output frequency is up to 4.8 MHz. May be duplicated into CLKA and CLKB for individual left / right DMIC power control.
GPP_​S5 / SNDW2_​DATA / DMIC_​CLKB1 or GPP_​R1 / HDA_​SYNC / I2S0_​SFRM / DMIC_​CLKB1 O Digital Mic Clock B1:Serial data clock generated by the HD Audio controller. The clock output frequency is up to 4.8 MHz. May be duplicated into CLKA and CLKB for individual left / right DMIC power control.
GPP_​S3 / SNDW1_​DATA / DMIC_​DATA0 / I2S1_​RXD

or

GPP_​R5 / HDA_​SDI1 / I2S2_​SFRM / DMIC_​DATA0

I Digital Mic Data:Serial data input from the digital mic.
GPP_​S7 / SNDW3_​DATA / DMIC_​DATA1

or

GPP_​R7 / I2S2_​RXD / DMIC_​DATA1

I Digital Mic Data:Serial data input from the digital mic.
SoundWire Interface
GPP_​S0 / SNDW0_​CLK / I2S1_​SCLK I/O SoundWire Clock: Serial data clock to external peripheral devices.
GPP_​S1 / SNDW0_​DATA / I2S1_​SFRM I/O SoundWire Data: Serial data input from external peripheral devices.
GPP_​S2 / SNDW1_​CLK / DMIC_​CLKA0 / I2S1_​TXD I/O SoundWire Clock: Serial data clock to external peripheral devices.
GPP_​S3 / SNDW1_​DATA / DMIC_​DATA0 / I2S1_​RXD I/O SoundWire Data: Serial data input from external peripheral devices.
GPP_​S4 / SNDW2_​CLK / DMIC_​CLKB0 I/O SoundWire Clock: Serial data clock to external peripheral devices.
GPP_​S5 / SNDW2_​DATA / DMIC_​CLKB1 I/O SoundWire Data: Serial data input from external peripheral devices.
GPP_​S6 / SNDW3_​CLK / DMIC_​CLKA1 I/O SoundWire Clock: Serial data clock to external peripheral devices.
GPP_​S7 / SNDW3_​DATA / DMIC_​DATA1 I/O SoundWire Data: Serial data input from external peripheral devices.
SNDW_​RCOMP I/O SoundWire RCOMP:200ohm +/- 1% compensation resistor required to ground.
Misc
GPP_​B14 / SPKR / TIME_​SYNC1 / SATA_​LED# / ISH_​GP6 O Speaker Output:Used for connection to external speaker for POST sounds if not using HD_​Audio embedded option.
Integrated Pull-Ups and Pull-Downs