600 Series Chipset Family On-Package Platform Controller Hub

Datasheet, Volume 1 of 2

ID 691222
Date 01/05/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

SRAM

The local SRAM is used for ISH FW code storage and to read/write operational data. The local SRAM block includes both the physical SRAM as well as the controller logic. The SRAM is a total of 640K bytes organized into banks of 32 kB each and is 32-bit wide. The SRAM is shared with Intel® CSME as shareable memory. To protect against memory errors, the SRAM includes ECC support. The ECC mechanism is able to detect multi-bit errors and correct for single bit errors. The ISH firmware has the ability to put unused SRAM banks into lower power states to reduce power consumption.