12th Generation Intel® Core™ Processors Datasheet, Volume 1 of 2
Memory Controller (MC)
The integrated memory controller is responsible for transferring data between the processor and the DRAM as well as the DRAM maintenance. There are two instances of MC, one per memory slice. Each controller is capable of supporting up to two channels of DDR5 and one channel of DDR4.
The two controllers are independent and have no means of communicating with each other, they need to be configured separately.
In a symmetric memory population, each controller only view half of the total physical memory address space.
Both MC support only one technology in a system DDR4, DDR5, LPDDR4X, or LPDDR5. Mix of technologies in one system is not allowed.