12th Generation Intel® Core™ Processors Datasheet, Volume 1 of 2

Datasheet

ID 655258
Date 28/10/2021 00:00:00
Public Content

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

Processor Clocking Signals

Signal Name

Description

Dir.

Buffer Type

Link

Type

Availability

BCLK_​P

BCLK_​N

100 MHz Differential bus clock input to the processor.

I

Diff

S-Processor Line

CLK_​NSSC_​P

CLK_​NSSC_​N

38.4 MHz Differential bus clock input to the processor.

I

Diff

PCI_​BCLKP

PCI_​BCLKN

100 MHz Clock for PCI Express* logic

I

Diff