IO Signal Planes and States

Legal Disclaimer
Revision History
Introduction
Processor and Device IDs
Package Mechanical Specifications
Memory Mapping
- Functional Description
- Memory Map
  - Boot Block Update Scheme
Security Technologies
Intel Virtualization Technology
Instructions Set Enhancements
Intel® Neural Processing Unit (Intel® NPU)
- Functional Description
  - HOST Control
  - Deep Learning Accelerators (NCE)
Audio Voice and Speech
Power Management
Power Delivery
Thermal Management
System Clocks
- ICC
  - Signal Description
- IO Signal Pin States
Real Time Clock (RTC)
- Signal Description
- IO Signal Planes and States
Memory
USB Type-C Sub System
Universal Serial Bus (USB)
PCI Express (PCIe)
Universal Flash Storage
Graphics
- Processor Graphics
  - Media Support (Intel® QuickSync and Clear Video Technology HD)
  - Graphics Core Cache
- Platform Graphics Hardware Feature
  - Hybrid Graphics
Display
Processor Sideband Signals
General Purpose Input and Output
- Functional Description
  - Timed GPIO
- Signal Description
Interrupt Timer Subsystem (ITSS)
- Feature Overview
- Functional Description
Intel® Serial IO Inter-Integrated Circuit (I2C) Controllers
Intel® Serial IO Improved Inter-Integrated Circuit (I3C) Controllers
Gigabit Ethernet Controller
Connectivity Integrated (CNVi)
Controller Link
Integrated Sensor Hub (ISH)
System Management Interface and SMLink
- Functional Description
  - Integrated USB-C Usage
- Signal Description
Host System Management Bus (SMBus) Controller
Serial Peripheral Interface (SPI)
Enhanced Serial Peripheral Interface (eSPI)
- Functional Description
  - Channels and Supported Transactions
- Signal Description
Intel® Serial IO Generic SPI (GSPI) Controllers
Touch Host Controller (THC)
Intel® Serial IO Universal Asynchronous ReceiverTransmitter (UART) Controlle
Private Configuration Space Port ID
Testability and Monitoring
- Signal Description

I/O Signal Planes and States

Signal Name	Power Plane	During Reset¹	Immediately After Reset¹	S4/S5
High Definition Audio Interface
HDA_RST#	Primary	Asserted	Asserted	Asserted
HDA_SYNC	Primary	Internal Pull-down	Driven Low	Internal Pull-down
HDA_BCLK	Primary	Driven Low	Driven Low	Driven Low
HDA_SDO	Primary	Internal Pull-down	Driven Low	Internal Pull-down
HDA_SDI[1:0]	Primary	Internal Pull-down	Internal Pull-down	Internal Pull-down
DMIC Interface
DMIC_CLK_A[1:0]	Primary	Driven Low	Driven Low	Driven Low
DMIC_DATA[1:0]	Primary	Internal Pull-down	Internal Pull-down	Internal Pull-down
SoundWire Interface
SNDW[1:0]_DATA0	Primary	Internal Pull-down	Internal Pull-down	Internal Pull-down
SNDW2_DATA[2:0]	Primary	Internal Pull-down	Internal Pull-down	Internal Pull-down
SNDW3_DATA[3:0]	Primary	Internal Pull-down	Internal Pull-down	Internal Pull-down
SNDW[3:0]_CLK	Primary	Driven Low	Driven Low	Driven Low
MIC_MUTE	Primary	Driven Low	Driven Low	Driven Low
MIC_MUTE_LED	Primary	Driven Low	Driven Low	Driven Low
Note:Reset reference for primary well pins is RSMRST#.

Power Management

Integrated Pull-Ups and Pull-Downs Power Management