SAGV Points

Legal Disclaimer
Revision History
Introduction
Processor and Device IDs
Package Mechanical Specifications
Memory Mapping
- Functional Description
- Memory Map
  - Boot Block Update Scheme
Security Technologies
Intel Virtualization Technology
Instructions Set Enhancements
Intel® Neural Processing Unit (Intel® NPU)
- Functional Description
  - HOST Control
  - Deep Learning Accelerators (NCE)
Audio Voice and Speech
Power Management
Power Delivery
Thermal Management
System Clocks
- ICC
  - Signal Description
- IO Signal Pin States
Real Time Clock (RTC)
- Signal Description
- IO Signal Planes and States
Memory
USB Type-C Sub System
Universal Serial Bus (USB)
PCI Express (PCIe)
Universal Flash Storage
Graphics
- Processor Graphics
  - Media Support (Intel® QuickSync and Clear Video Technology HD)
  - Graphics Core Cache
- Platform Graphics Hardware Feature
  - Hybrid Graphics
Display
Processor Sideband Signals
General Purpose Input and Output
- Functional Description
  - Timed GPIO
- Signal Description
Interrupt Timer Subsystem (ITSS)
- Feature Overview
- Functional Description
Intel® Serial IO Inter-Integrated Circuit (I2C) Controllers
Intel® Serial IO Improved Inter-Integrated Circuit (I3C) Controllers
Gigabit Ethernet Controller
Connectivity Integrated (CNVi)
Controller Link
Integrated Sensor Hub (ISH)
System Management Interface and SMLink
- Functional Description
  - Integrated USB-C Usage
- Signal Description
Host System Management Bus (SMBus) Controller
Serial Peripheral Interface (SPI)
Enhanced Serial Peripheral Interface (eSPI)
- Functional Description
  - Channels and Supported Transactions
- Signal Description
Intel® Serial IO Generic SPI (GSPI) Controllers
Touch Host Controller (THC)
Intel® Serial IO Universal Asynchronous ReceiverTransmitter (UART) Controlle
Private Configuration Space Port ID
Testability and Monitoring
- Signal Description

Refer to Intel System Agent Enhanced SpeedStep ® Technology for more details

SA Speed Enhanced Speed Steps (SA-GV) and Gear Mode Frequencies

Processor	Technology	Rank Config	DDR Maximum Rate [MT/s]	SAGV-LowBW	SAGV-MedBW	SAGV-HighBW	SAGV- High Performance
all	LPDDR5x Type 3	1R/2R	6800	2400 G4	4800 G4	6000 G4	6800 G4
all	DDR5	1R/2R	6400	3200 G4	4800 G4	6000 G4	6400 G4
Notes: Wildcat Lake supports dynamic gearing technology where the Memory Controller can run at 1:2 (Gear-2 mode) or 1:4 (Gear-4 mode) ratio of DRAM speed. The gear ratio is the ratio of DRAM speed to Memory Controller Clock . MC Channel Width equal to DDR Channel width multiply by Gear Ratio. SA-GV modes: LowBW- Low frequency point, Minimum Power point. Characterized by low power, low BW, high latency. The system will stay at this point during low to moderate BW consumption. MedBW - Tuned for balance between power & performance. HighBW - Characterized by high power, low latency, moderate BW also used as RFI mitigation point. MaxBW/Lowest latency Lowest Latency point, peak BW and highest power.

DDR Frequency Shifting

DDR interfaces emit electromagnetic radiation which can couple to the antennas of various radios that are integrated in the system, and cause radio frequency interference (RFI). The DDR Radio Frequency Interference Mitigation (DDR RFIM) feature is primarily aimed at resolving narrowband RFI from DDR5 andLPDDR5/x technologies for the Wi-Fi* high and ultra-high bands (~5-7 GHz) . By changing the DDR data rate, the harmonics of the clock can be shifted out of a radio band of interest, thus mitigating RFI to that radio. This feature is working with SAGV on, the 3rd SAGV point is used as RFI mitigation point

Memory Controller (MC)

System Memory Timing Support Memory Controller (MC)