Integrated Sensor Hub (ISH)

Legal Disclaimer
Revision History
Introduction
PCH Controller Device IDs
- Revision IDs
- Device IDs
Memory Mapping
- Functional Description
- Memory Map
Audio Voice and Speech
Ballout Definition
Connectivity Integrated (CNVi)
Controller Link
Direct Enhanced Serial Peripheral Interface (Direct eSPI)
Direct Media Interface (DMI)
Enhanced Serial Peripheral Interface (eSPI)
Gigabit Ethernet Controller
Host System Management Bus (SMBus) Controller
Integrated Sensor Hub (ISH)
Intel® Serial I/O Improved Inter-Integrated Circuit (I3C) Controllers
Intel® Serial I/O Inter-Integrated Circuit (I2C) Controllers
Intel® Serial I/O Universal Asynchronous Receiver/Transmitter (UART) Controllers
Intel® Serial IO Generic SPI (GSPI) Controllers
PCI Express* (PCIe*)
Real Time Clock (RTC)
- Signal Description
- I/O Signal Planes and States
Serial ATA (SATA)
Serial Peripheral Interface (SPI)
System Clocks
- Integrated Clock Controller (ICC)
  - Signal Descriptions
- I/O Signal Pin States
System Management Interface and SMLink
Touch Host Controller (THC)
Universal Serial Bus (USB)
General Purpose Input and Output
- Functional Description
- Signal Description
GPIO Serial Expander
Private Configuration Space Port ID
Security Firmware Engines
- Intel® Converged Security and Management Engine (Intel® CSME)
- Intel® Silicon Security Engine
System Management
- Theory of Operation
  - TCO Modes
Testability and Monitoring
- Signal Description
- I/O Signal Planes and States
Miscellaneous Signals
Processor Sideband Signals
- Signal Description
- I/O Signal Planes and States
Power Delivery
- Power and Ground Signals
Power Management
Thermal Sensor
Electrical Characteristics

The Integrated Sensor Hub (ISH) serves as the connection point for many of the sensors on a platform. The ISH is designed with the goal of “Always On, Always Sensing” and it provides the following functions to support this goal:

Acquisition/sampling of sensor data.

The ability to combine data from individual sensors to create a more complex virtual sensor that can be directly used by the firmware/OS.

Low power operation through clock and power gating of the ISH blocks together with the ability to manage the power state of the external sensors.

The ability to operate independently when the host platform is in a low power state (S0ix only).

Ability to provide sensor-related data to other subsystems within the PCH, such as the Intel^® CSME.

The ISH consists of the following key components:

A combined cache for instructions and data.
- ROM space intended for the bootloader.
- SRAM space for code and data.

Interfaces to sensor peripherals (I²C, I³C, UART, SPI, GPIO).

An interface to main memory.

Out of Band signals for clock and wake-up control.

Inter Process Communications to the Host and Intel^® CSME.

Part of the PCI tree on the host.

Acronyms

Acronyms	Description
Intel^® CSME	Intel^® Converged Security and Management Engine
I²C	Inter-Integrated Circuit
IPC	Inter Process Communication
SPI	Serial Peripheral Interface
ISH	Integrated Sensor Hub
PMU	Power Management Unit
SRAM	Static Random Access Memory
UART	Universal Asynchronous Receiver/Transmitter

References

Specification	Location
I²C Specification Version 6.0	http://www.nxp.com/docs/en/user-guide/UM10204.pdf

ISH I2C Controllers

I/O Signal Planes and States ISH I2C Controllers