Intel® Pentium® Silver and Intel® Celeron® Processors Datasheet, Volume 1


ID 633935
Date 17/06/2021 00:00:00
Public Content

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

DRAM Reference Voltage Generation

The memory controller has the capability of generating the LPDDR4X and DDR4 Reference Voltage (VREF) internally for both read and write operations. The Vref is trained during cold boot by advanced training procedures in order to provide the best channel margins.