Intel® Pentium® Silver and Intel® Celeron® Processors Datasheet, Volume 1

Datasheet

ID Date Version Classification
633935 17/06/2021 00:00:00 Public Content

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
DSP

IA Core Level 1 and Level 2 Caches

The first level cache is divided into a data cache and an instruction cache. The processor first level cache size is 32 KB for data and 32 KB for instructions. The first level cache is an eight way associative cache and is parity protected.

The second level cache holds both data and instructions. The L2 cache size is 1.5 MB and is a 12 way associative cache. It is shared across the four cores in the module and is ECC protected (1-bit correct and 2-bits detect).