Intel® Pentium® Silver and Intel® Celeron® Processors

Datasheet, Volume 1 of 2

ID 633935
Date 12/27/2022
Document Table of Contents

DMA Controller

The I2C controllers 0 to 3 (I2C0 - I2C3) each has an integrated DMA controller. The I2C controller 4 and 5 (I2C4 and I2C5) only implement the I2C host controllers and do not incorporate a DMA. Therefore, I2C4 and I2C5 are restricted to operate in PIO mode only.

DMA Transfer and Setup Modes

The DMA can operate in the following modes:

  1. Memory to Peripheral Transfers. This mode requires the peripheral to control the flow of the data to itself.
  2. Peripheral to Memory Transfer. This mode requires the peripheral to control the flow of the data from itself.

The DMA supports the following modes for programming:

  1. Direct Programming: Direct register writes to DMA registers to configure and initiate the transfer.
  2. Descriptor based Linked List: The descriptors will be stored in memory (such as DDR or SRAM). The DMA will be informed with the location information of the descriptor. DMA initiates reads and programs its own register. The descriptors can form a linked list for multiple blocks to be programmed.
  3. Scatter Gather Mode.

Channel Control

  • The source transfer width and destination transfer width is programmable. The width can be programmed to 1, 2, or 4 bytes.
  • Burst size is configurable per channel for source and destination. The number is a power of 2 and can vary between 1,2,4,...,128. This number times the transaction width gives the number of bytes that will be transferred per burst.
  • Individual channel enables. If the channel is not being used, then it should be clock gated.
  • Programmable Block size and Packing/Unpacking. Block size of the transfer is programmable in bytes. The block size is not be limited by the source or destination transfer widths.
  • Address incrementing modes: The DMA has a configurable mechanism for computing the source and destination addresses for the next transfer within the current block. The DMA supports incrementing addresses and constant addresses.
  • Flexibility to configure any hardware handshake sideband interface to any of the DMA channels
  • Early termination of a transfer on a particular channel.