Intel® Pentium® Silver and Intel® Celeron® Processors

Datasheet, Volume 1 of 2

ID 633935
Date 12/27/2022
Document Table of Contents
DSP

I/O Signal Planes and States

Signal Name

Power Plane

During Reset3

Immediately After Reset3

S3/S4/S5

Deep Sx

SATA_​[1:0]_​TXP/N, SATA_​[1:0]_​RXP/N3

Primary

Internal Pull-down

Internal Pull-down

Internal Pull-down

OFF

SATA_​LED_​N

Primary

Undriven

Undriven

Undriven

OFF

SATA_​[1:0]_​DEVSLP

Primary

Undriven

Undriven

Driven Low

OFF

SATA_​0_​GP

Primary

Undriven

Undriven

Undriven

OFF

  1. Pin defaults to GPIO mode. The pin state during and immediately after reset follows default GPIO mode pin state. The pin state for S0 to Deep Sx reflects assumption that GPIO Use Select register was programmed to native mode functionality. If GPIO Use Select register is programmed to GPIO mode, refer to Multiplexed GPIO (Defaults to GPIO Mode) section for the respective pin states in S0 to Deep Sx.
  2. Reset reference for primary well pins is PMC_​RSMRST_​N.