Jasper Lake EDS Vol1


ID 633935
Date 01/01/2021
Public Content

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

Data Swapping

By default, the processor supports on-board data swapping in two manners (for all segments and DRAM technologies):

  • byte (DQ+DQS) swapping between bytes in the same channel.
  • bit swapping within specific byte.