A newer version of this document is available. Customers should click here to go to the newest version.
Display Interfaces
| Package Pin | Dir. | eDP | MIPI DSI | DP | HDMI |
|---|---|---|---|---|---|
| DISP_RCOMP | N/A | Common RCOMP for all PHYs | |||
| DDI0_AUXP DDI0_AUXN | I/O | eDP Auxiliary Channel (AUX_CH) | MIPIA Data 0 | DP0 Auxiliary Channel (AUX_CH) | NC |
| DDI0_TXN0 DDI0_TXP0 | I/O | eDP Main Link, Lane 0 (ML_Lane 0) | MIPIA Data 1 | DP0 Main Link, Lane 0 (ML_Lane 0) | TMDS0 Data2 |
| DDI0_TXN1 DDI0_TXP1 | O | eDP Main Link, Lane 1 (ML_Lane 1) | MIPIA Data 2 | DP0 Main Link, Lane 1 (ML_Lane 1) | TMDS0 Data1 |
| DDI0_TXN2 DDI0_TXP2 | O | eDP Main Link, Lane 2 (ML_Lane 2) | MIPIA Clock | DP0 Main Link, Lane 2 (ML_Lane 2) | TMDS0 Data 0 |
| DDI0_TXN3 DDI0_TXP3 | O | eDP Main Link, Lane 3 (ML_Lane 3) | MIPIA Data 3 | DP0 Main Link, Lane 3 (ML_Lane 3) | TMDS0 Clock |
| DDI1_AUXN DDI1_AUXP | I/O | NC | MIPIB Data 0 | DP1 Auxiliary Channel (AUX_CH) | NC |
| DDI1_TXN0 DDI1_TXP0 | I/O | NC | MIPIB Data 1 | DP1 Main Link, Lane 0 (ML_Lane 0) | TMDS1 Data2 |
| DDI1_TXN1 DDI1_TXP1 | O | NC | MIPIB Data 2 | DP1 Main Link, Lane 1 (ML_Lane 1) | TMDS1 Data1 |
| DDI1_TXN2 DDI1_TXP2 | O | NC | MIPIB Clock | DP1 Main Link, Lane 2 (ML_Lane 2) | TMDS1 Data0 |
| DDI1_TXN3 DDI1_TXP3 | O | NC | MIPIB Data 3 | DP1 Main Link, Lane 3 (ML_Lane 3) | TMDS1 Clock |
| DDI2_AUXN DDI2_AUXP | I/O | NC | NC | DP2 Auxiliary Channel (AUX_CH) | NC |
| DDI2_TXN0 DDI2_TXP0 | I/O | NC | NC | DP2 Main Link, Lane 0 (ML_Lane 0) | TMDS2 Data2 |
| DDI2_TXN1 DDI2_TXP1 | O | NC | NC | DP2 Main Link, Lane 1 (ML_Lane 1) | TMDS2 Data1 |
| DDI2_TXN2 DDI2_TXP2 | O | NC | NC | DP2 Main Link, Lane 2 (ML_Lane 2) | TMDS2 Data0 |
| DDI2_TXN3 DDI2_TXP3 | O | NC | NC | DP2 Main Link, Lane 3 (ML_Lane 3) | TMDS2 Clock |
| Display Signals | Dir. | Description | Usage Model | ||
|---|---|---|---|---|---|
| eDP/DP/HDMI Port A, DP/HDMI Port B, DP/HDMI Port C | DSI Dual Link Port A+B, DP/HDMI Port C | DSI Port A, DP/HDMI port B, DP/HDMI Port C | |||
| DDI0_HPD | I/O | Panel 0 Reset or DDI0 Hot Plug Detection | DDI0 eDP HPD | Dual Link Mode Reset | MIPIA Reset |
| DDI1_HPD | I/O | Panel 1 Reset or DDI1 Hot Plug Detection | DP/HDMI HPD | MIPIB Reset | |
| eDP_VDDEN | I/O | Panel main power enable | VDD enable for eDP | MIPI DSI power enable AVDD | MIPI DSIPower Enable AVDD |
| DDI2_HPD | I | Dedicated DDI2 Hot Plug Detection | DDI2 DP/HDMI HPD | DDI2 DP/HDMI HPD | DDI2 DP/HDMI HPD |
| eDP_BKLTEN | O | Panel backlight enable | eDP Backlight Enable | MIPI DSI Backlight Enable | MIPI DSI Backlight Enable |
| eDP_BKLTCTL | O | Panel backlight control | eDP Backlight Control | MIPI DSI Backlight Control | MIPI DSI Backlight Control |
| DDI0_DDC_SCL | I/O | DDC clock for HDMI A or DSI panel secondary power (AVEE) | Control Clock A | DSI power AVEE | DSI power AVEE |
| DDI0_DDC_SDA | I/O | DDC data for HDMI A or DSI panel secondary power (AVDD) | Control Data A | DSI power AVDD | DSI power AVEE |
| DDI1_DDC_SCL | I/O | DDC clock for HDMI B | Control Clock B | Control Clock B | |
| DDI1_DDC_SDA | I/O | DDC data for HDMI B | Control Data B | Control Data B | |
| DDI2_DDC_SCL | I/O | Dedicated DDI2 DDC Clock for HDMI or DP++ | Control Clock C | Control Clock C | Control Clock C |
| DDI2_DDC_SDA | I/O | Dedicated DDI2 DDC Data for HDMI and DP++ | DDI2 DDC Data | DDI2 DDC Data | DDI2 DDC Data |
| MDSI_DE_TE_1 | I/O | Tearing Effect from MIPI Panel 0 | Dual link MIPI TE | MIPIA TE | |
| MDSI_DE_TE_2 | I/O | Tearing Effect from MIPI Panel 1 | Dual link MIPI TE | ||
PNL_VDDEN, PNL_BLKLTEN, PNL_BKLTCTL can be left no connect if neither eDP or MIPI-DSI is not used.