Jasper Lake EDS Vol1

Datasheet

ID 633935
Date 01/01/2021
Public Content

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
DSP

Platform PU/PD Requirements

I/F

Signals

PU/PD in Platform

Comments

BRI/RGI

Bluetooth* UART

CNV_​RGI_​DT

PU (20kohm)

This pull is required so that the SOC will be able to reliably detect that the CRF is present at power-up. However, it is possible to increase the resistor to 50K or even to to 100K instead of 20K.

Init signals

RF_​RESET_​N

PD (75kohm)

It is highly encouraged to increase this resistor (or allow to switch it off when CNVi is active; not sure this is possible at the platform level). This resistor consumes power (43uW) all the time.

This recommendation applicable only for reset muxed with GP_​F04

A4WP indication

A4WP_​PRESENT

PD (75kohm)

Native function A4WP is not supported. The pin can instead be used as GPIO (when BIOS programs the pin to GPIO functionality). It is recommended to have an external pull down on the pin regardless of the pin being used or not to minimize power consumption. If the pin is used as GPIO, there should NOT be any on-board device driving the pin high until BIOS programs it to GPIO functionality.