Jasper Lake EDS Vol1

Datasheet

ID Date Version Classification
633935 01/01/2021 Public Content

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
DSP

Signals Description

Name

Type

Description

GP_​E03/SATA_​0_​DEVSLP

OD

Serial ATA Port [0] Device Sleep: This is an open-drain pin on the PCH side. PCH will tri-state this pin to signal to the SATA device that it may enter a lower power state (pin will go high due to Pull-up that’s internal to the SATA device, per DEVSLP specification). PCH will drive pin low to signal an exit from DEVSLP state.

GP_​E07/SATA_​1_​DEVSLP

OD

Serial ATA Port [1] Device Sleep: This is an open-drain pin on the PCH side. PCH will tri-state this pin to signal to the SATA device that it may enter a lower power state (pin will go high due to Pull-up that’s internal to the SATA device, per DEVSLP specification). PCH will drive pin low to signal an exit from DEVSLP state.

SATA_​1_​TXP/USB30_​4_​TXP/PCIE_​8_​TXP

SATA_​1_​TXN/USB30_​4_​TXN/PCIE_​8_​TXN

O

Serial ATA Differential Transmit Pair 1: These outbound SATA Port 0 high-speed differential signals support 1.5 Gb/s, 3 Gb/s and 6 Gb/s.

The signals are multiplexed with PCIe* Port 8 and USB 3.2 Gen 1x1 signals.

SATA_​1_​RXP/USB30_​4_​RXP/PCIE_​8_​RXP

SATA_​1_​RXN/USB30_​4_​RXN/PCIE_​8_​RXN

I

Serial ATA Differential Receive Pair 1: These inbound SATA Port 0 high-speed differential signals support 1.5 Gb/s, 3 Gb/s and 6 Gb/s.

The signals are multiplexed with PCIe* Port 8 and USB 3.2 Gen 1x1 signals.

SATA_​0_​TXP/PCIE_​7_​TXP

SATA_​0_​TXN/PCIE_​7_​TXN

O

Serial ATA Differential Transmit Pair 0: These outbound SATA Port 1 high-speed differential signals support 1.5 Gb/s, 3 Gb/s and 6 Gb/s.

The signals are multiplexed with PCIe* Port 7.

SATA_​0_​RXP/PCIE_​7_​RXP

SATA_​0_​RXN/PCIE_​7_​RXN

I

Serial ATA Differential Receive Pair 0: These inbound SATA Port 1 high-speed differential signals support 1.5 Gb/s, 3 Gb/s and 6 Gb/s.

The signals are multiplexed with PCIe* Port 7.

GP_​E08/SATA_​0_​GP

I

Serial ATA Port [0] General Purpose Inputs: When configured as SATAGP0, this is an input pin that is used as an interlock switch status indicator for SATA Port 0. Drive the pin to ‘0’ to indicate that the switch is closed and to ‘1’ to indicate that the switch is open.

GP_​E05/SATA_​LED_​N

OD O

Serial ATA LED: This signal is an open-drain output pin driven during SATA command activity. It is to be connected to external circuitry that can provide the current to drive a platform LED. When active, the LED is on. When tri-stated, the LED is off.