Input/Output Stream Descriptor x FIFO Eviction Watermark (ISD0FIFOW) – Offset 8e - 1.2 - ID:615146 | Intel® 400 Series Chipset On-Package Platform Controller Hub

Introduction
8254 Timer
Advanced Programmable Interrupt Controller (APIC)
APIC Indirect
CNVi PCI Configuration
DCI PCR
- DCI Control (ECTRL)
EMMC Additional
EMMC Memory Mapped
EMMC PCI Configuration
eMMC PCR
- Dynamic Clock Gating Control (GPPRVRW1)
Enhanced SPI (eSPI) PCI Configuration
eSPI PCR
FIA Configuration PCR
GbE Configuration
GbE Memory Mapped I/O
Generic SPI (GSPI) Additional
Generic SPI (GSPI) DMA Controller
Generic SPI (GSPI) Memory Mapped
GPIO Community 0
GPIO Community 1
GPIO Community 2
GPIO Community 3
GPIO Community 4
GSPI PCI Configuration
High Definition Audio (D31:F3) Memory Mapped I/O
High Definition Audio (D31:F3) PCI Configuration
HPET Memory Mapped
I2C Additional
I2C DMA Controller
I2C Memory Mapped
I2C PCI Congifuration
IDE Redirect PCI Configuration (D22:F2)
Integrated Clock (ICC) Configuration
- CMU_ONE_DWORD25 (cmu_one_dword25)
Intel RST for PCIe Storage (Remapping) PCI Configuration (D24:F0)
Intel RST for PCIe Storage MMIO
Intel(R) Management Engine Interface PCI Configuration
Intel(R) MEI MMIO
- DEVIDLE Control (HECI1_DEVIDLEC)
Intel(R) Trace Hub Configuration
Intel® HD Audio PCR
- Function Configuration (FNCFG)
Interrupt
Interrupt PCR
IO Trap
ISH
ISH PCH Configuration
ISH PCR
- Power Management Control (PMCTL)
Keyboard and Text (KT) Additional Configuration
- Power Management Control and Status (KT_CSXE_PMD_PMCSRBSE_PMCSR)
Keyboard and Text (KT) PCI Configuration (D22:F3)
LPC Configuration
LPC PCR
- General Control And Function Disable (GCFD)
OPI PCR
P2SB PCI Configuration
PCI Express* Port Configuration
PMC I/O Based
PMC Memory Mapped
PMC SSRAM PCI Configuration
Power Management Configuration
Processor Interface Memory
PSF1
PSF2
PSF3
PSF4
PSF5
RTC Indexed
RTC PCR
SATA ABAR
SATA AIDP
- AHCI Index Register (INDEX)
- AHCI Data Register (DATA)
SATA Configuration
SATA Initialization (SIR) Index
SATA MXPBA
- MSI-X Pending Bit Array QW 0 (MXPQW0_DW0)
SATA MXTBA
SDXC (SD Card) PCR
- Dynamic Clock Gating Control (GPPRVRW1)
SDXC Additional Memory Mapped
SDXC Memory Mapped
SDXC PCI Configuration
SMBus Configuration
SMBus I/O and Memory Mapped I/O
SMBus PCR
SMBus TCO I/O
SPI Configuration
SPI Memory Mapped
Thermal Reporting Configuration
Thermal Reporting Memory Mapped
UART Additional Memory Mapped
UART DMA Controller
UART Memory Mapped
UART PCI Configuration
xDCI MMIO Device
xDCI MMIO Global
xDCI PCI Configuration
xHCI Configuration
xHCI Memory Mapped

Input/Output Stream Descriptor x FIFO Eviction Watermark (ISD0FIFOW) – Offset 8e

NOTE: This register applies to the following input and output streams at the corresponding offsets:

Input stream 0: offset 8Eh

Input stream 1: offset AEh

Input stream 2: offset CEh

Input stream 3: offset EEh

Input stream 4: offset 10Eh

Input stream 5: offset 12Eh

Input stream 6: offset 14Eh

Input stream 7: offset 28Eh

Input stream 8: offset 2AEh

Input stream 9: offset 2CEh

Input stream 10: offset 2EEh

Input stream 11: offset 30Eh

Input stream 12: offset 32Eh

Input stream 13: offset 34Eh

Input stream 14: offset 36Eh

Output stream 0: offset 16Eh

Output stream 1: offset 18Eh

Output stream 2: offset 1AEh

Output stream 3: offset 1CEh

Output stream 4: offset 1EEh

Output stream 5: offset 20Eh

Output stream 6: offset 22Eh

output stream 7: offset 24Eh

Output stream 8: offset 26Eh

Output stream 9: offset 38Eh

Output stream 10: offset 3AEh

Output stream 11: offset 3CEh

Output stream 12: offset 3EEh

Output stream 13: offset 40Eh

Output stream 14: offset 42Eh

Bit Range	Default	Access	Field Name and Description
14:3	-	-	Reserved
2:0	100b	RO/V	FIFOW (FIFOW) Indicates the minimum number of bytes accumulated (for input) or free (for output) in the FIFO before the controller will start an eviction (for input) or fetch (for output) of data. The PCH HD Audio controller hardwires the FIFO Watermark, either 32B or 64B based on the following. 000-011: Reserved 100: 32 B Supported. The 32 B request is aligned to 32 B boundaries. 101: 64 B Supported. The 64 B request is aligned to 64 B boundaries. 110-111: Reserved Input Stream: For input streams, the FIFOW value is determined by the EM3.ISRWS (SEM3.ISRWS) field. Output Stream: For output streams, the FIFOW value is determined by the EM4.OSRWS (SEM4.OSRWS) field.

Bit Range

Default

Access

Field Name and Description

14:3

Reserved

2:0

100b

RO/V

FIFOW (FIFOW)

Indicates the minimum number of bytes accumulated (for input) or free (for output) in the FIFO before the controller will start an eviction (for input) or fetch (for output) of data.

The PCH HD Audio controller hardwires the FIFO Watermark, either 32B or 64B based on the following.

000-011: Reserved

100: 32 B Supported. The 32 B request is aligned to 32 B boundaries.

101: 64 B Supported. The 64 B request is aligned to 64 B boundaries.

110-111: Reserved

Input Stream:

For input streams, the FIFOW value is determined by the EM3.ISRWS (SEM3.ISRWS) field.

Output Stream:

For output streams, the FIFOW value is determined by the EM4.OSRWS (SEM4.OSRWS) field.

Input/Output Stream Descriptor x FIFO Size (ISD0FIFOS)

Input/Output Stream Descriptor x Last Valid Index (ISD0LVI) Input/Output Stream Descriptor x FIFO Size (ISD0FIFOS)